2 * Copyright (c) 2002-2007 Sam Leffler, Errno Consulting
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer,
10 * without modification.
11 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
12 * similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any
13 * redistribution must be conditioned upon including a substantially
14 * similar Disclaimer requirement for further binary redistribution.
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY
20 * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
21 * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY,
22 * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
24 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
25 * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
26 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
27 * THE POSSIBILITY OF SUCH DAMAGES.
33 * Defintions for the Atheros Wireless LAN controller driver.
35 #ifndef _DEV_ATH_RATE_ONOE_H
36 #define _DEV_ATH_RATE_ONOE_H
38 /* per-device state */
40 struct ath_ratectrl arc; /* base state */
45 int on_rix; /* current rate index */
46 int on_ticks; /* time of last update */
47 int on_interval; /* update interval (ticks) */
49 u_int on_tx_ok; /* tx ok pkt */
50 u_int on_tx_err; /* tx !ok pkt */
51 u_int on_tx_retr; /* tx retry count */
52 int on_tx_upper; /* tx upper rate req cnt */
53 u_int8_t on_tx_rix0; /* series 0 rate index */
54 u_int8_t on_tx_try0; /* series 0 try count */
55 u_int8_t on_tx_rate0; /* series 0 h/w rate */
56 u_int8_t on_tx_rate1; /* series 1 h/w rate */
57 u_int8_t on_tx_rate2; /* series 2 h/w rate */
58 u_int8_t on_tx_rate3; /* series 3 h/w rate */
59 u_int8_t on_tx_rate0sp; /* series 0 short preamble h/w rate */
60 u_int8_t on_tx_rate1sp; /* series 1 short preamble h/w rate */
61 u_int8_t on_tx_rate2sp; /* series 2 short preamble h/w rate */
62 u_int8_t on_tx_rate3sp; /* series 3 short preamble h/w rate */
64 #define ATH_NODE_ONOE(an) ((struct onoe_node *)&an[1])
65 #endif /* _DEV_ATH_RATE_ONOE_H */