/* * CDDL HEADER START * * The contents of this file are subject to the terms of the * Common Development and Distribution License (the "License"). * You may not use this file except in compliance with the License. * * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE * or http://www.opensolaris.org/os/licensing. * See the License for the specific language governing permissions * and limitations under the License. * * When distributing Covered Code, include this CDDL HEADER in each * file and include the License file at usr/src/OPENSOLARIS.LICENSE. * If applicable, add the following below this CDDL HEADER, with the * fields enclosed by brackets "[]" replaced with your own identifying * information: Portions Copyright [yyyy] [name of copyright owner] * * CDDL HEADER END * * $FreeBSD$ */ /* * Copyright 2006 Sun Microsystems, Inc. All rights reserved. * Use is subject to license terms. */ /* Copyright (c) 1988 AT&T */ /* All Rights Reserved */ #if defined(sun) #pragma ident "@(#)dis_tables.c 1.11 06/03/02 SMI" #endif #include "dis_tables.h" /* BEGIN CSTYLED */ /* * Disassembly begins in dis_distable, which is equivalent to the One-byte * Opcode Map in the Intel IA32 ISA Reference (page A-6 in my copy). The * decoding loops then traverse out through the other tables as necessary to * decode a given instruction. * * The behavior of this file can be controlled by one of the following flags: * * DIS_TEXT Include text for disassembly * DIS_MEM Include memory-size calculations * * Either or both of these can be defined. * * This file is not, and will never be, cstyled. If anything, the tables should * be taken out another tab stop or two so nothing overlaps. */ /* * These functions must be provided for the consumer to do disassembly. */ #ifdef DIS_TEXT extern char *strncpy(char *, const char *, size_t); extern size_t strlen(const char *); extern int strcmp(const char *, const char *); extern int strncmp(const char *, const char *, size_t); extern size_t strlcat(char *, const char *, size_t); #endif #define TERM NULL /* used to indicate that the 'indirect' */ /* field terminates - no pointer. */ /* Used to decode instructions. */ typedef struct instable { const struct instable *it_indirect; /* for decode op codes */ uchar_t it_adrmode; #ifdef DIS_TEXT char it_name[NCPS]; uint_t it_suffix:1; /* mneu + "w", "l", or "d" */ #endif #ifdef DIS_MEM uint_t it_size:16; #endif uint_t it_invalid64:1; /* opcode invalid in amd64 */ uint_t it_always64:1; /* 64 bit when in 64 bit mode */ uint_t it_invalid32:1; /* invalid in IA32 */ uint_t it_stackop:1; /* push/pop stack operation */ } instable_t; /* * Instruction formats. */ enum { UNKNOWN, MRw, IMlw, IMw, IR, OA, AO, MS, SM, Mv, Mw, M, /* register or memory */ Mb, /* register or memory, always byte sized */ MO, /* memory only (no registers) */ PREF, SWAPGS, R, RA, SEG, MR, RM, IA, MA, SD, AD, SA, D, INM, SO, BD, I, P, V, DSHIFT, /* for double shift that has an 8-bit immediate */ U, OVERRIDE, NORM, /* instructions w/o ModR/M byte, no memory access */ IMPLMEM, /* instructions w/o ModR/M byte, implicit mem access */ O, /* for call */ JTAB, /* jump table */ IMUL, /* for 186 iimul instr */ CBW, /* so data16 can be evaluated for cbw and variants */ MvI, /* for 186 logicals */ ENTER, /* for 186 enter instr */ RMw, /* for 286 arpl instr */ Ib, /* for push immediate byte */ F, /* for 287 instructions */ FF, /* for 287 instructions */ FFC, /* for 287 instructions */ DM, /* 16-bit data */ AM, /* 16-bit addr */ LSEG, /* for 3-bit seg reg encoding */ MIb, /* for 386 logicals */ SREG, /* for 386 special registers */ PREFIX, /* a REP instruction prefix */ LOCK, /* a LOCK instruction prefix */ INT3, /* The int 3 instruction, which has a fake operand */ INTx, /* The normal int instruction, with explicit int num */ DSHIFTcl, /* for double shift that implicitly uses %cl */ CWD, /* so data16 can be evaluated for cwd and variants */ RET, /* single immediate 16-bit operand */ MOVZ, /* for movs and movz, with different size operands */ XADDB, /* for xaddb */ MOVSXZ, /* AMD64 mov sign extend 32 to 64 bit instruction */ /* * MMX/SIMD addressing modes. */ MMO, /* Prefixable MMX/SIMD-Int mm/mem -> mm */ MMOIMPL, /* Prefixable MMX/SIMD-Int mm -> mm (mem) */ MMO3P, /* Prefixable MMX/SIMD-Int mm -> r32,imm8 */ MMOM3, /* Prefixable MMX/SIMD-Int mm -> r32 */ MMOS, /* Prefixable MMX/SIMD-Int mm -> mm/mem */ MMOMS, /* Prefixable MMX/SIMD-Int mm -> mem */ MMOPM, /* MMX/SIMD-Int mm/mem -> mm,imm8 */ MMOPRM, /* Prefixable MMX/SIMD-Int r32/mem -> mm,imm8 */ MMOSH, /* Prefixable MMX mm,imm8 */ MM, /* MMX/SIMD-Int mm/mem -> mm */ MMS, /* MMX/SIMD-Int mm -> mm/mem */ MMSH, /* MMX mm,imm8 */ XMMO, /* Prefixable SIMD xmm/mem -> xmm */ XMMOS, /* Prefixable SIMD xmm -> xmm/mem */ XMMOPM, /* Prefixable SIMD xmm/mem w/to xmm,imm8 */ XMMOMX, /* Prefixable SIMD mm/mem -> xmm */ XMMOX3, /* Prefixable SIMD xmm -> r32 */ XMMOXMM, /* Prefixable SIMD xmm/mem -> mm */ XMMOM, /* Prefixable SIMD xmm -> mem */ XMMOMS, /* Prefixable SIMD mem -> xmm */ XMM, /* SIMD xmm/mem -> xmm */ XMMXIMPL, /* SIMD xmm -> xmm (mem) */ XMM3P, /* SIMD xmm -> r32,imm8 */ XMMP, /* SIMD xmm/mem w/to xmm,imm8 */ XMMPRM, /* SIMD r32/mem -> xmm,imm8 */ XMMS, /* SIMD xmm -> xmm/mem */ XMMM, /* SIMD mem -> xmm */ XMMMS, /* SIMD xmm -> mem */ XMM3MX, /* SIMD r32/mem -> xmm */ XMM3MXS, /* SIMD xmm -> r32/mem */ XMMSH, /* SIMD xmm,imm8 */ XMMXM3, /* SIMD xmm/mem -> r32 */ XMMX3, /* SIMD xmm -> r32 */ XMMXMM, /* SIMD xmm/mem -> mm */ XMMMX, /* SIMD mm -> xmm */ XMMXM, /* SIMD xmm -> mm */ XMMFENCE, /* SIMD lfence or mfence */ XMMSFNC /* SIMD sfence (none or mem) */ }; #define FILL 0x90 /* Fill byte used for alignment (nop) */ /* ** Register numbers for the i386 */ #define EAX_REGNO 0 #define ECX_REGNO 1 #define EDX_REGNO 2 #define EBX_REGNO 3 #define ESP_REGNO 4 #define EBP_REGNO 5 #define ESI_REGNO 6 #define EDI_REGNO 7 /* * modes for immediate values */ #define MODE_NONE 0 #define MODE_IPREL 1 /* signed IP relative value */ #define MODE_SIGNED 2 /* sign extended immediate */ #define MODE_IMPLIED 3 /* constant value implied from opcode */ #define MODE_OFFSET 4 /* offset part of an address */ /* * The letters used in these macros are: * IND - indirect to another to another table * "T" - means to Terminate indirections (this is the final opcode) * "S" - means "operand length suffix required" * "NS" - means "no suffix" which is the operand length suffix of the opcode * "Z" - means instruction size arg required * "u" - means the opcode is invalid in IA32 but valid in amd64 * "x" - means the opcode is invalid in amd64, but not IA32 * "y" - means the operand size is always 64 bits in 64 bit mode * "p" - means push/pop stack operation */ #if defined(DIS_TEXT) && defined(DIS_MEM) #define IND(table) {table, 0, "", 0, 0, 0, 0, 0, 0} #define INDx(table) {table, 0, "", 0, 0, 1, 0, 0, 0} #define TNS(name, amode) {TERM, amode, name, 0, 0, 0, 0, 0, 0} #define TNSu(name, amode) {TERM, amode, name, 0, 0, 0, 0, 1, 0} #define TNSx(name, amode) {TERM, amode, name, 0, 0, 1, 0, 0, 0} #define TNSy(name, amode) {TERM, amode, name, 0, 0, 0, 1, 0, 0} #define TNSyp(name, amode) {TERM, amode, name, 0, 0, 0, 1, 0, 1} #define TNSZ(name, amode, sz) {TERM, amode, name, 0, sz, 0, 0, 0, 0} #define TNSZy(name, amode, sz) {TERM, amode, name, 0, sz, 0, 1, 0, 0} #define TS(name, amode) {TERM, amode, name, 1, 0, 0, 0, 0, 0} #define TSx(name, amode) {TERM, amode, name, 1, 0, 1, 0, 0, 0} #define TSy(name, amode) {TERM, amode, name, 1, 0, 0, 1, 0, 0} #define TSp(name, amode) {TERM, amode, name, 1, 0, 0, 0, 0, 1} #define TSZ(name, amode, sz) {TERM, amode, name, 1, sz, 0, 0, 0, 0} #define TSZx(name, amode, sz) {TERM, amode, name, 1, sz, 1, 0, 0, 0} #define TSZy(name, amode, sz) {TERM, amode, name, 1, sz, 0, 1, 0, 0} #define INVALID {TERM, UNKNOWN, "", 0, 0, 0, 0, 0} #elif defined(DIS_TEXT) #define IND(table) {table, 0, "", 0, 0, 0, 0, 0} #define INDx(table) {table, 0, "", 0, 1, 0, 0, 0} #define TNS(name, amode) {TERM, amode, name, 0, 0, 0, 0, 0} #define TNSu(name, amode) {TERM, amode, name, 0, 0, 0, 1, 0} #define TNSx(name, amode) {TERM, amode, name, 0, 1, 0, 0, 0} #define TNSy(name, amode) {TERM, amode, name, 0, 0, 1, 0, 0} #define TNSyp(name, amode) {TERM, amode, name, 0, 0, 1, 0, 1} #define TNSZ(name, amode, sz) {TERM, amode, name, 0, 0, 0, 0, 0} #define TNSZy(name, amode, sz) {TERM, amode, name, 0, 0, 1, 0, 0} #define TS(name, amode) {TERM, amode, name, 1, 0, 0, 0, 0} #define TSx(name, amode) {TERM, amode, name, 1, 1, 0, 0, 0} #define TSy(name, amode) {TERM, amode, name, 1, 0, 1, 0, 0} #define TSp(name, amode) {TERM, amode, name, 1, 0, 0, 0, 1} #define TSZ(name, amode, sz) {TERM, amode, name, 1, 0, 0, 0, 0} #define TSZx(name, amode, sz) {TERM, amode, name, 1, 1, 0, 0, 0} #define TSZy(name, amode, sz) {TERM, amode, name, 1, 0, 1, 0, 0} #define INVALID {TERM, UNKNOWN, "", 0, 0, 0, 0, 0} #elif defined(DIS_MEM) #define IND(table) {table, 0, 0, 0, 0, 0, 0} #define INDx(table) {table, 0, 0, 1, 0, 0, 0} #define TNS(name, amode) {TERM, amode, 0, 0, 0, 0, 0} #define TNSu(name, amode) {TERM, amode, 0, 0, 0, 1, 0} #define TNSy(name, amode) {TERM, amode, 0, 0, 1, 0, 0} #define TNSyp(name, amode) {TERM, amode, 0, 0, 1, 0, 1} #define TNSx(name, amode) {TERM, amode, 0, 1, 0, 0, 0} #define TNSZ(name, amode, sz) {TERM, amode, sz, 0, 0, 0, 0} #define TNSZy(name, amode, sz) {TERM, amode, sz, 0, 1, 0, 0} #define TS(name, amode) {TERM, amode, 0, 0, 0, 0, 0} #define TSx(name, amode) {TERM, amode, 0, 1, 0, 0, 0} #define TSy(name, amode) {TERM, amode, 0, 0, 1, 0, 0} #define TSp(name, amode) {TERM, amode, 0, 0, 0, 0, 1} #define TSZ(name, amode, sz) {TERM, amode, sz, 0, 0, 0, 0} #define TSZx(name, amode, sz) {TERM, amode, sz, 1, 0, 0, 0} #define TSZy(name, amode, sz) {TERM, amode, sz, 0, 1, 0, 0} #define INVALID {TERM, UNKNOWN, 0, 0, 0, 0, 0} #else #define IND(table) {table[0], 0, 0, 0, 0, 0} #define INDx(table) {table[0], 0, 1, 0, 0, 0} #define TNS(name, amode) {TERM, amode, 0, 0, 0, 0} #define TNSu(name, amode) {TERM, amode, 0, 0, 1, 0} #define TNSy(name, amode) {TERM, amode, 0, 1, 0, 0} #define TNSyp(name, amode) {TERM, amode, 0, 1, 0, 1} #define TNSx(name, amode) {TERM, amode, 1, 0, 0, 0} #define TNSZ(name, amode, sz) {TERM, amode, 0, 0, 0, 0} #define TNSZy(name, amode, sz) {TERM, amode, 0, 1, 0, 0} #define TS(name, amode) {TERM, amode, 0, 0, 0, 0} #define TSx(name, amode) {TERM, amode, 1, 0, 0, 0} #define TSy(name, amode) {TERM, amode, 0, 1, 0, 0} #define TSp(name, amode) {TERM, amode, 0, 0, 0, 1} #define TSZ(name, amode, sz) {TERM, amode, 0, 0, 0, 0} #define TSZx(name, amode, sz) {TERM, amode, 1, 0, 0, 0} #define TSZy(name, amode, sz) {TERM, amode, 0, 1, 0, 0} #define INVALID {TERM, UNKNOWN, 0, 0, 0, 0} #endif #ifdef DIS_TEXT /* * this decodes the r_m field for mode's 0, 1, 2 in 16 bit mode */ const char *const dis_addr16[3][8] = { "(%bx,%si)", "(%bx,%di)", "(%bp,%si)", "(%bp,%di)", "(%si)", "(%di)", "", "(%bx)", "(%bx,%si)", "(%bx,%di)", "(%bp,%si)", "(%bp,%di)", "(%si)", "(%di", "(%bp)", "(%bx)", "(%bx,%si)", "(%bx,%di)", "(%bp,%si)", "(%bp,%di)", "(%si)", "(%di)", "(%bp)", "(%bx)", }; /* * This decodes 32 bit addressing mode r_m field for modes 0, 1, 2 */ const char *const dis_addr32_mode0[16] = { "(%eax)", "(%ecx)", "(%edx)", "(%ebx)", "", "", "(%esi)", "(%edi)", "(%r8d)", "(%r9d)", "(%r10d)", "(%r11d)", "", "", "(%r14d)", "(%r15d)" }; const char *const dis_addr32_mode12[16] = { "(%eax)", "(%ecx)", "(%edx)", "(%ebx)", "", "(%ebp)", "(%esi)", "(%edi)", "(%r8d)", "(%r9d)", "(%r10d)", "(%r11d)", "", "(%r13d)", "(%r14d)", "(%r15d)" }; /* * This decodes 64 bit addressing mode r_m field for modes 0, 1, 2 */ const char *const dis_addr64_mode0[16] = { "(%rax)", "(%rcx)", "(%rdx)", "(%rbx)", "", "(%rip)", "(%rsi)", "(%rdi)", "(%r8)", "(%r9)", "(%r10)", "(%r11)", "(%r12)", "(%rip)", "(%r14)", "(%r15)" }; const char *const dis_addr64_mode12[16] = { "(%rax)", "(%rcx)", "(%rdx)", "(%rbx)", "", "(%rbp)", "(%rsi)", "(%rdi)", "(%r8)", "(%r9)", "(%r10)", "(%r11)", "(%r12)", "(%r13)", "(%r14)", "(%r15)" }; /* * decode for scale from SIB byte */ const char *const dis_scale_factor[4] = { ")", ",2)", ",4)", ",8)" }; /* * register decoding for normal references to registers (ie. not addressing) */ const char *const dis_REG8[16] = { "%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh", "%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b" }; const char *const dis_REG8_REX[16] = { "%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil", "%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b" }; const char *const dis_REG16[16] = { "%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di", "%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w" }; const char *const dis_REG32[16] = { "%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi", "%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d" }; const char *const dis_REG64[16] = { "%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi", "%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15" }; const char *const dis_DEBUGREG[16] = { "%db0", "%db1", "%db2", "%db3", "%db4", "%db5", "%db6", "%db7", "%db8", "%db9", "%db10", "%db11", "%db12", "%db13", "%db14", "%db15" }; const char *const dis_CONTROLREG[16] = { "%cr0", "%cr1", "%cr2", "%cr3", "%cr4", "%cr5?", "%cr6?", "%cr7?", "%cr8", "%cr9?", "%cr10?", "%cr11?", "%cr12?", "%cr13?", "%cr14?", "%cr15?" }; const char *const dis_TESTREG[16] = { "%tr0?", "%tr1?", "%tr2?", "%tr3", "%tr4", "%tr5", "%tr6", "%tr7", "%tr0?", "%tr1?", "%tr2?", "%tr3", "%tr4", "%tr5", "%tr6", "%tr7" }; const char *const dis_MMREG[16] = { "%mm0", "%mm1", "%mm2", "%mm3", "%mm4", "%mm5", "%mm6", "%mm7", "%mm0", "%mm1", "%mm2", "%mm3", "%mm4", "%mm5", "%mm6", "%mm7" }; const char *const dis_XMMREG[16] = { "%xmm0", "%xmm1", "%xmm2", "%xmm3", "%xmm4", "%xmm5", "%xmm6", "%xmm7", "%xmm8", "%xmm9", "%xmm10", "%xmm11", "%xmm12", "%xmm13", "%xmm14", "%xmm15" }; const char *const dis_SEGREG[16] = { "%es", "%cs", "%ss", "%ds", "%fs", "%gs", "", "", "%es", "%cs", "%ss", "%ds", "%fs", "%gs", "", "" }; /* * SIMD predicate suffixes */ const char *const dis_PREDSUFFIX[8] = { "eq", "lt", "le", "unord", "neq", "nlt", "nle", "ord" }; #endif /* DIS_TEXT */ /* * "decode table" for 64 bit mode MOVSXD instruction (opcode 0x63) */ const instable_t dis_opMOVSLD = TNS("movslq",MOVSXZ); /* * "decode table" for pause and clflush instructions */ const instable_t dis_opPause = TNS("pause", NORM); /* * Decode table for 0x0F00 opcodes */ const instable_t dis_op0F00[8] = { /* [0] */ TNS("sldt",M), TNS("str",M), TNSy("lldt",M), TNSy("ltr",M), /* [4] */ TNSZ("verr",M,2), TNSZ("verw",M,2), INVALID, INVALID, }; /* * Decode table for 0x0F01 opcodes */ const instable_t dis_op0F01[8] = { /* [0] */ TNSZ("sgdt",MO,6), TNSZ("sidt",MO,6), TNSZ("lgdt",MO,6), TNSZ("lidt",MO,6), /* [4] */ TNSZ("smsw",M,2), INVALID, TNSZ("lmsw",M,2), TNS("invlpg",SWAPGS), }; /* * Decode table for 0x0F18 opcodes -- SIMD prefetch */ const instable_t dis_op0F18[8] = { /* [0] */ TNS("prefetchnta",PREF),TNS("prefetcht0",PREF), TNS("prefetcht1",PREF), TNS("prefetcht2",PREF), /* [4] */ INVALID, INVALID, INVALID, INVALID, }; /* * Decode table for 0x0FAE opcodes -- SIMD state save/restore */ const instable_t dis_op0FAE[8] = { /* [0] */ TNSZ("fxsave",M,512), TNSZ("fxrstor",M,512), TNS("ldmxcsr",M), TNS("stmxcsr",M), /* [4] */ INVALID, TNS("lfence",XMMFENCE), TNS("mfence",XMMFENCE), TNS("sfence",XMMSFNC), }; /* * Decode table for 0x0FBA opcodes */ const instable_t dis_op0FBA[8] = { /* [0] */ INVALID, INVALID, INVALID, INVALID, /* [4] */ TS("bt",MIb), TS("bts",MIb), TS("btr",MIb), TS("btc",MIb), }; /* * Decode table for 0x0FC7 opcode */ const instable_t dis_op0FC7[8] = { /* [0] */ INVALID, TNS("cmpxchg8b",M), INVALID, INVALID, /* [4] */ INVALID, INVALID, INVALID, INVALID, }; /* * Decode table for 0x0FC8 opcode -- 486 bswap instruction * *bit pattern: 0000 1111 1100 1reg */ const instable_t dis_op0FC8[4] = { /* [0] */ TNS("bswap",R), INVALID, INVALID, INVALID, }; /* * Decode table for 0x0F71, 0x0F72, and 0x0F73 opcodes -- MMX instructions */ const instable_t dis_op0F7123[4][8] = { { /* [70].0 */ INVALID, INVALID, INVALID, INVALID, /* .4 */ INVALID, INVALID, INVALID, INVALID, }, { /* [71].0 */ INVALID, INVALID, TNS("psrlw",MMOSH), INVALID, /* .4 */ TNS("psraw",MMOSH), INVALID, TNS("psllw",MMOSH), INVALID, }, { /* [72].0 */ INVALID, INVALID, TNS("psrld",MMOSH), INVALID, /* .4 */ TNS("psrad",MMOSH), INVALID, TNS("pslld",MMOSH), INVALID, }, { /* [73].0 */ INVALID, INVALID, TNS("psrlq",MMOSH), TNS("INVALID",MMOSH), /* .4 */ INVALID, INVALID, TNS("psllq",MMOSH), TNS("INVALID",MMOSH), } }; /* * Decode table for SIMD extensions to above 0x0F71-0x0F73 opcodes. */ const instable_t dis_opSIMD7123[32] = { /* [70].0 */ INVALID, INVALID, INVALID, INVALID, /* .4 */ INVALID, INVALID, INVALID, INVALID, /* [71].0 */ INVALID, INVALID, TNS("psrlw",XMMSH), INVALID, /* .4 */ TNS("psraw",XMMSH), INVALID, TNS("psllw",XMMSH), INVALID, /* [72].0 */ INVALID, INVALID, TNS("psrld",XMMSH), INVALID, /* .4 */ TNS("psrad",XMMSH), INVALID, TNS("pslld",XMMSH), INVALID, /* [73].0 */ INVALID, INVALID, TNS("psrlq",XMMSH), TNS("psrldq",XMMSH), /* .4 */ INVALID, INVALID, TNS("psllq",XMMSH), TNS("pslldq",XMMSH), }; /* * SIMD instructions have been wedged into the existing IA32 instruction * set through the use of prefixes. That is, while 0xf0 0x58 may be * addps, 0xf3 0xf0 0x58 (literally, repz addps) is a completely different * instruction - addss. At present, three prefixes have been coopted in * this manner - address size (0x66), repnz (0xf2) and repz (0xf3). The * following tables are used to provide the prefixed instruction names. * The arrays are sparse, but they're fast. */ /* * Decode table for SIMD instructions with the address size (0x66) prefix. */ const instable_t dis_opSIMDdata16[256] = { /* [00] */ INVALID, INVALID, INVALID, INVALID, /* [04] */ INVALID, INVALID, INVALID, INVALID, /* [08] */ INVALID, INVALID, INVALID, INVALID, /* [0C] */ INVALID, INVALID, INVALID, INVALID, /* [10] */ TNSZ("movupd",XMM,16), TNSZ("movupd",XMMS,16), TNSZ("movlpd",XMMM,8), TNSZ("movlpd",XMMMS,8), /* [14] */ TNSZ("unpcklpd",XMM,16),TNSZ("unpckhpd",XMM,16),TNSZ("movhpd",XMMM,8), TNSZ("movhpd",XMMMS,8), /* [18] */ INVALID, INVALID, INVALID, INVALID, /* [1C] */ INVALID, INVALID, INVALID, INVALID, /* [20] */ INVALID, INVALID, INVALID, INVALID, /* [24] */ INVALID, INVALID, INVALID, INVALID, /* [28] */ TNSZ("movapd",XMM,16), TNSZ("movapd",XMMS,16), TNSZ("cvtpi2pd",XMMOMX,8),TNSZ("movntpd",XMMOMS,16), /* [2C] */ TNSZ("cvttpd2pi",XMMXMM,16),TNSZ("cvtpd2pi",XMMXMM,16),TNSZ("ucomisd",XMM,8),TNSZ("comisd",XMM,8), /* [30] */ INVALID, INVALID, INVALID, INVALID, /* [34] */ INVALID, INVALID, INVALID, INVALID, /* [38] */ INVALID, INVALID, INVALID, INVALID, /* [3C] */ INVALID, INVALID, INVALID, INVALID, /* [40] */ INVALID, INVALID, INVALID, INVALID, /* [44] */ INVALID, INVALID, INVALID, INVALID, /* [48] */ INVALID, INVALID, INVALID, INVALID, /* [4C] */ INVALID, INVALID, INVALID, INVALID, /* [50] */ TNS("movmskpd",XMMOX3), TNSZ("sqrtpd",XMM,16), INVALID, INVALID, /* [54] */ TNSZ("andpd",XMM,16), TNSZ("andnpd",XMM,16), TNSZ("orpd",XMM,16), TNSZ("xorpd",XMM,16), /* [58] */ TNSZ("addpd",XMM,16), TNSZ("mulpd",XMM,16), TNSZ("cvtpd2ps",XMM,16),TNSZ("cvtps2dq",XMM,16), /* [5C] */ TNSZ("subpd",XMM,16), TNSZ("minpd",XMM,16), TNSZ("divpd",XMM,16), TNSZ("maxpd",XMM,16), /* [60] */ TNSZ("punpcklbw",XMM,16),TNSZ("punpcklwd",XMM,16),TNSZ("punpckldq",XMM,16),TNSZ("packsswb",XMM,16), /* [64] */ TNSZ("pcmpgtb",XMM,16), TNSZ("pcmpgtw",XMM,16), TNSZ("pcmpgtd",XMM,16), TNSZ("packuswb",XMM,16), /* [68] */ TNSZ("punpckhbw",XMM,16),TNSZ("punpckhwd",XMM,16),TNSZ("punpckhdq",XMM,16),TNSZ("packssdw",XMM,16), /* [6C] */ TNSZ("punpcklqdq",XMM,16),TNSZ("punpckhqdq",XMM,16),TNSZ("movd",XMM3MX,4),TNSZ("movdqa",XMM,16), /* [70] */ TNSZ("pshufd",XMMP,16), INVALID, INVALID, INVALID, /* [74] */ TNSZ("pcmpeqb",XMM,16), TNSZ("pcmpeqw",XMM,16), TNSZ("pcmpeqd",XMM,16), INVALID, /* [78] */ INVALID, INVALID, INVALID, INVALID, /* [7C] */ INVALID, INVALID, TNSZ("movd",XMM3MXS,4), TNSZ("movdqa",XMMS,16), /* [80] */ INVALID, INVALID, INVALID, INVALID, /* [84] */ INVALID, INVALID, INVALID, INVALID, /* [88] */ INVALID, INVALID, INVALID, INVALID, /* [8C] */ INVALID, INVALID, INVALID, INVALID, /* [90] */ INVALID, INVALID, INVALID, INVALID, /* [94] */ INVALID, INVALID, INVALID, INVALID, /* [98] */ INVALID, INVALID, INVALID, INVALID, /* [9C] */ INVALID, INVALID, INVALID, INVALID, /* [A0] */ INVALID, INVALID, INVALID, INVALID, /* [A4] */ INVALID, INVALID, INVALID, INVALID, /* [A8] */ INVALID, INVALID, INVALID, INVALID, /* [AC] */ INVALID, INVALID, INVALID, INVALID, /* [B0] */ INVALID, INVALID, INVALID, INVALID, /* [B4] */ INVALID, INVALID, INVALID, INVALID, /* [B8] */ INVALID, INVALID, INVALID, INVALID, /* [BC] */ INVALID, INVALID, INVALID, INVALID, /* [C0] */ INVALID, INVALID, TNSZ("cmppd",XMMP,16), INVALID, /* [C4] */ TNSZ("pinsrw",XMMPRM,2),TNS("pextrw",XMM3P), TNSZ("shufpd",XMMP,16), INVALID, /* [C8] */ INVALID, INVALID, INVALID, INVALID, /* [CC] */ INVALID, INVALID, INVALID, INVALID, /* [D0] */ INVALID, TNSZ("psrlw",XMM,16), TNSZ("psrld",XMM,16), TNSZ("psrlq",XMM,16), /* [D4] */ TNSZ("paddq",XMM,16), TNSZ("pmullw",XMM,16), TNSZ("movq",XMMS,8), TNS("pmovmskb",XMMX3), /* [D8] */ TNSZ("psubusb",XMM,16), TNSZ("psubusw",XMM,16), TNSZ("pminub",XMM,16), TNSZ("pand",XMM,16), /* [DC] */ TNSZ("paddusb",XMM,16), TNSZ("paddusw",XMM,16), TNSZ("pmaxub",XMM,16), TNSZ("pandn",XMM,16), /* [E0] */ TNSZ("pavgb",XMM,16), TNSZ("psraw",XMM,16), TNSZ("psrad",XMM,16), TNSZ("pavgw",XMM,16), /* [E4] */ TNSZ("pmulhuw",XMM,16), TNSZ("pmulhw",XMM,16), TNSZ("cvttpd2dq",XMM,16),TNSZ("movntdq",XMMS,16), /* [E8] */ TNSZ("psubsb",XMM,16), TNSZ("psubsw",XMM,16), TNSZ("pminsw",XMM,16), TNSZ("por",XMM,16), /* [EC] */ TNSZ("paddsb",XMM,16), TNSZ("paddsw",XMM,16), TNSZ("pmaxsw",XMM,16), TNSZ("pxor",XMM,16), /* [F0] */ INVALID, TNSZ("psllw",XMM,16), TNSZ("pslld",XMM,16), TNSZ("psllq",XMM,16), /* [F4] */ TNSZ("pmuludq",XMM,16), TNSZ("pmaddwd",XMM,16), TNSZ("psadbw",XMM,16), TNSZ("maskmovdqu", XMMXIMPL,16), /* [F8] */ TNSZ("psubb",XMM,16), TNSZ("psubw",XMM,16), TNSZ("psubd",XMM,16), TNSZ("psubq",XMM,16), /* [FC] */ TNSZ("paddb",XMM,16), TNSZ("paddw",XMM,16), TNSZ("paddd",XMM,16), INVALID, }; /* * Decode table for SIMD instructions with the repnz (0xf2) prefix. */ const instable_t dis_opSIMDrepnz[256] = { /* [00] */ INVALID, INVALID, INVALID, INVALID, /* [04] */ INVALID, INVALID, INVALID, INVALID, /* [08] */ INVALID, INVALID, INVALID, INVALID, /* [0C] */ INVALID, INVALID, INVALID, INVALID, /* [10] */ TNSZ("movsd",XMM,8), TNSZ("movsd",XMMS,8), INVALID, INVALID, /* [14] */ INVALID, INVALID, INVALID, INVALID, /* [18] */ INVALID, INVALID, INVALID, INVALID, /* [1C] */ INVALID, INVALID, INVALID, INVALID, /* [20] */ INVALID, INVALID, INVALID, INVALID, /* [24] */ INVALID, INVALID, INVALID, INVALID, /* [28] */ INVALID, INVALID, TNSZ("cvtsi2sd",XMM3MX,4),INVALID, /* [2C] */ TNSZ("cvttsd2si",XMMXM3,8),TNSZ("cvtsd2si",XMMXM3,8),INVALID, INVALID, /* [30] */ INVALID, INVALID, INVALID, INVALID, /* [34] */ INVALID, INVALID, INVALID, INVALID, /* [38] */ INVALID, INVALID, INVALID, INVALID, /* [3C] */ INVALID, INVALID, INVALID, INVALID, /* [40] */ INVALID, INVALID, INVALID, INVALID, /* [44] */ INVALID, INVALID, INVALID, INVALID, /* [48] */ INVALID, INVALID, INVALID, INVALID, /* [4C] */ INVALID, INVALID, INVALID, INVALID, /* [50] */ INVALID, TNSZ("sqrtsd",XMM,8), INVALID, INVALID, /* [54] */ INVALID, INVALID, INVALID, INVALID, /* [58] */ TNSZ("addsd",XMM,8), TNSZ("mulsd",XMM,8), TNSZ("cvtsd2ss",XMM,8), INVALID, /* [5C] */ TNSZ("subsd",XMM,8), TNSZ("minsd",XMM,8), TNSZ("divsd",XMM,8), TNSZ("maxsd",XMM,8), /* [60] */ INVALID, INVALID, INVALID, INVALID, /* [64] */ INVALID, INVALID, INVALID, INVALID, /* [68] */ INVALID, INVALID, INVALID, INVALID, /* [6C] */ INVALID, INVALID, INVALID, INVALID, /* [70] */ TNSZ("pshuflw",XMMP,16),INVALID, INVALID, INVALID, /* [74] */ INVALID, INVALID, INVALID, INVALID, /* [78] */ INVALID, INVALID, INVALID, INVALID, /* [7C] */ INVALID, INVALID, INVALID, INVALID, /* [80] */ INVALID, INVALID, INVALID, INVALID, /* [84] */ INVALID, INVALID, INVALID, INVALID, /* [88] */ INVALID, INVALID, INVALID, INVALID, /* [0C] */ INVALID, INVALID, INVALID, INVALID, /* [90] */ INVALID, INVALID, INVALID, INVALID, /* [94] */ INVALID, INVALID, INVALID, INVALID, /* [98] */ INVALID, INVALID, INVALID, INVALID, /* [9C] */ INVALID, INVALID, INVALID, INVALID, /* [A0] */ INVALID, INVALID, INVALID, INVALID, /* [A4] */ INVALID, INVALID, INVALID, INVALID, /* [A8] */ INVALID, INVALID, INVALID, INVALID, /* [AC] */ INVALID, INVALID, INVALID, INVALID, /* [B0] */ INVALID, INVALID, INVALID, INVALID, /* [B4] */ INVALID, INVALID, INVALID, INVALID, /* [B8] */ INVALID, INVALID, INVALID, INVALID, /* [BC] */ INVALID, INVALID, INVALID, INVALID, /* [C0] */ INVALID, INVALID, TNSZ("cmpsd",XMMP,8), INVALID, /* [C4] */ INVALID, INVALID, INVALID, INVALID, /* [C8] */ INVALID, INVALID, INVALID, INVALID, /* [CC] */ INVALID, INVALID, INVALID, INVALID, /* [D0] */ INVALID, INVALID, INVALID, INVALID, /* [D4] */ INVALID, INVALID, TNS("movdq2q",XMMXM), INVALID, /* [D8] */ INVALID, INVALID, INVALID, INVALID, /* [DC] */ INVALID, INVALID, INVALID, INVALID, /* [E0] */ INVALID, INVALID, INVALID, INVALID, /* [E4] */ INVALID, INVALID, TNSZ("cvtpd2dq",XMM,16),INVALID, /* [E8] */ INVALID, INVALID, INVALID, INVALID, /* [EC] */ INVALID, INVALID, INVALID, INVALID, /* [F0] */ INVALID, INVALID, INVALID, INVALID, /* [F4] */ INVALID, INVALID, INVALID, INVALID, /* [F8] */ INVALID, INVALID, INVALID, INVALID, /* [FC] */ INVALID, INVALID, INVALID, INVALID, }; /* * Decode table for SIMD instructions with the repz (0xf3) prefix. */ const instable_t dis_opSIMDrepz[256] = { /* [00] */ INVALID, INVALID, INVALID, INVALID, /* [04] */ INVALID, INVALID, INVALID, INVALID, /* [08] */ INVALID, INVALID, INVALID, INVALID, /* [0C] */ INVALID, INVALID, INVALID, INVALID, /* [10] */ TNSZ("movss",XMM,4), TNSZ("movss",XMMS,4), INVALID, INVALID, /* [14] */ INVALID, INVALID, INVALID, INVALID, /* [18] */ INVALID, INVALID, INVALID, INVALID, /* [1C] */ INVALID, INVALID, INVALID, INVALID, /* [20] */ INVALID, INVALID, INVALID, INVALID, /* [24] */ INVALID, INVALID, INVALID, INVALID, /* [28] */ INVALID, INVALID, TNSZ("cvtsi2ss",XMM3MX,4),INVALID, /* [2C] */ TNSZ("cvttss2si",XMMXM3,4),TNSZ("cvtss2si",XMMXM3,4),INVALID, INVALID, /* [30] */ INVALID, INVALID, INVALID, INVALID, /* [34] */ INVALID, INVALID, INVALID, INVALID, /* [38] */ INVALID, INVALID, INVALID, INVALID, /* [3C] */ INVALID, INVALID, INVALID, INVALID, /* [40] */ INVALID, INVALID, INVALID, INVALID, /* [44] */ INVALID, INVALID, INVALID, INVALID, /* [48] */ INVALID, INVALID, INVALID, INVALID, /* [4C] */ INVALID, INVALID, INVALID, INVALID, /* [50] */ INVALID, TNSZ("sqrtss",XMM,4), TNSZ("rsqrtss",XMM,4), TNSZ("rcpss",XMM,4), /* [54] */ INVALID, INVALID, INVALID, INVALID, /* [58] */ TNSZ("addss",XMM,4), TNSZ("mulss",XMM,4), TNSZ("cvtss2sd",XMM,4), TNSZ("cvttps2dq",XMM,16), /* [5C] */ TNSZ("subss",XMM,4), TNSZ("minss",XMM,4), TNSZ("divss",XMM,4), TNSZ("maxss",XMM,4), /* [60] */ INVALID, INVALID, INVALID, INVALID, /* [64] */ INVALID, INVALID, INVALID, INVALID, /* [68] */ INVALID, INVALID, INVALID, INVALID, /* [6C] */ INVALID, INVALID, INVALID, TNSZ("movdqu",XMM,16), /* [70] */ TNSZ("pshufhw",XMMP,16),INVALID, INVALID, INVALID, /* [74] */ INVALID, INVALID, INVALID, INVALID, /* [78] */ INVALID, INVALID, INVALID, INVALID, /* [7C] */ INVALID, INVALID, TNSZ("movq",XMM,8), TNSZ("movdqu",XMMS,16), /* [80] */ INVALID, INVALID, INVALID, INVALID, /* [84] */ INVALID, INVALID, INVALID, INVALID, /* [88] */ INVALID, INVALID, INVALID, INVALID, /* [0C] */ INVALID, INVALID, INVALID, INVALID, /* [90] */ INVALID, INVALID, INVALID, INVALID, /* [94] */ INVALID, INVALID, INVALID, INVALID, /* [98] */ INVALID, INVALID, INVALID, INVALID, /* [9C] */ INVALID, INVALID, INVALID, INVALID, /* [A0] */ INVALID, INVALID, INVALID, INVALID, /* [A4] */ INVALID, INVALID, INVALID, INVALID, /* [A8] */ INVALID, INVALID, INVALID, INVALID, /* [AC] */ INVALID, INVALID, INVALID, INVALID, /* [B0] */ INVALID, INVALID, INVALID, INVALID, /* [B4] */ INVALID, INVALID, INVALID, INVALID, /* [B8] */ INVALID, INVALID, INVALID, INVALID, /* [BC] */ INVALID, INVALID, INVALID, INVALID, /* [C0] */ INVALID, INVALID, TNSZ("cmpss",XMMP,4), INVALID, /* [C4] */ INVALID, INVALID, INVALID, INVALID, /* [C8] */ INVALID, INVALID, INVALID, INVALID, /* [CC] */ INVALID, INVALID, INVALID, INVALID, /* [D0] */ INVALID, INVALID, INVALID, INVALID, /* [D4] */ INVALID, INVALID, TNS("movq2dq",XMMMX), INVALID, /* [D8] */ INVALID, INVALID, INVALID, INVALID, /* [DC] */ INVALID, INVALID, INVALID, INVALID, /* [E0] */ INVALID, INVALID, INVALID, INVALID, /* [E4] */ INVALID, INVALID, TNSZ("cvtdq2pd",XMM,8), INVALID, /* [E8] */ INVALID, INVALID, INVALID, INVALID, /* [EC] */ INVALID, INVALID, INVALID, INVALID, /* [F0] */ INVALID, INVALID, INVALID, INVALID, /* [F4] */ INVALID, INVALID, INVALID, INVALID, /* [F8] */ INVALID, INVALID, INVALID, INVALID, /* [FC] */ INVALID, INVALID, INVALID, INVALID, }; /* * Decode table for 0x0F opcodes */ const instable_t dis_op0F[16][16] = { { /* [00] */ IND(dis_op0F00), IND(dis_op0F01), TNS("lar",MR), TNS("lsl",MR), /* [04] */ INVALID, TNS("syscall",NORM), TNS("clts",NORM), TNS("sysret",NORM), /* [08] */ TNS("invd",NORM), TNS("wbinvd",NORM), INVALID, TNS("ud2",NORM), /* [0C] */ INVALID, INVALID, INVALID, INVALID, }, { /* [10] */ TNSZ("movups",XMMO,16), TNSZ("movups",XMMOS,16),TNSZ("movlps",XMMO,8), TNSZ("movlps",XMMOS,8), /* [14] */ TNSZ("unpcklps",XMMO,16),TNSZ("unpckhps",XMMO,16),TNSZ("movhps",XMMOM,8),TNSZ("movhps",XMMOMS,8), /* [18] */ IND(dis_op0F18), INVALID, INVALID, INVALID, /* [1C] */ INVALID, INVALID, INVALID, TS("nopw", Mw), }, { /* [20] */ TSy("mov",SREG), TSy("mov",SREG), TSy("mov",SREG), TSy("mov",SREG), /* [24] */ TSx("mov",SREG), INVALID, TSx("mov",SREG), INVALID, /* [28] */ TNSZ("movaps",XMMO,16), TNSZ("movaps",XMMOS,16),TNSZ("cvtpi2ps",XMMOMX,8),TNSZ("movntps",XMMOS,16), /* [2C] */ TNSZ("cvttps2pi",XMMOXMM,8),TNSZ("cvtps2pi",XMMOXMM,8),TNSZ("ucomiss",XMMO,4),TNSZ("comiss",XMMO,4), }, { /* [30] */ TNS("wrmsr",NORM), TNS("rdtsc",NORM), TNS("rdmsr",NORM), TNS("rdpmc",NORM), /* [34] */ TNSx("sysenter",NORM), TNSx("sysexit",NORM), INVALID, INVALID, /* [38] */ INVALID, INVALID, INVALID, INVALID, /* [3C] */ INVALID, INVALID, INVALID, INVALID, }, { /* [40] */ TS("cmovx.o",MR), TS("cmovx.no",MR), TS("cmovx.b",MR), TS("cmovx.ae",MR), /* [44] */ TS("cmovx.e",MR), TS("cmovx.ne",MR), TS("cmovx.be",MR), TS("cmovx.a",MR), /* [48] */ TS("cmovx.s",MR), TS("cmovx.ns",MR), TS("cmovx.pe",MR), TS("cmovx.po",MR), /* [4C] */ TS("cmovx.l",MR), TS("cmovx.ge",MR), TS("cmovx.le",MR), TS("cmovx.g",MR), }, { /* [50] */ TNS("movmskps",XMMOX3), TNSZ("sqrtps",XMMO,16), TNSZ("rsqrtps",XMMO,16),TNSZ("rcpps",XMMO,16), /* [54] */ TNSZ("andps",XMMO,16), TNSZ("andnps",XMMO,16), TNSZ("orps",XMMO,16), TNSZ("xorps",XMMO,16), /* [58] */ TNSZ("addps",XMMO,16), TNSZ("mulps",XMMO,16), TNSZ("cvtps2pd",XMMO,8),TNSZ("cvtdq2ps",XMMO,16), /* [5C] */ TNSZ("subps",XMMO,16), TNSZ("minps",XMMO,16), TNSZ("divps",XMMO,16), TNSZ("maxps",XMMO,16), }, { /* [60] */ TNSZ("punpcklbw",MMO,4),TNSZ("punpcklwd",MMO,4),TNSZ("punpckldq",MMO,4),TNSZ("packsswb",MMO,8), /* [64] */ TNSZ("pcmpgtb",MMO,8), TNSZ("pcmpgtw",MMO,8), TNSZ("pcmpgtd",MMO,8), TNSZ("packuswb",MMO,8), /* [68] */ TNSZ("punpckhbw",MMO,8),TNSZ("punpckhwd",MMO,8),TNSZ("punpckhdq",MMO,8),TNSZ("packssdw",MMO,8), /* [6C] */ TNSZ("INVALID",MMO,0), TNSZ("INVALID",MMO,0), TNSZ("movd",MMO,4), TNSZ("movq",MMO,8), }, { /* [70] */ TNSZ("pshufw",MMOPM,8), TNS("psrXXX",MR), TNS("psrXXX",MR), TNS("psrXXX",MR), /* [74] */ TNSZ("pcmpeqb",MMO,8), TNSZ("pcmpeqw",MMO,8), TNSZ("pcmpeqd",MMO,8), TNS("emms",NORM), /* [78] */ INVALID, INVALID, INVALID, INVALID, /* [7C] */ INVALID, INVALID, TNSZ("movd",MMOS,4), TNSZ("movq",MMOS,8), }, { /* [80] */ TNS("jo",D), TNS("jno",D), TNS("jb",D), TNS("jae",D), /* [84] */ TNS("je",D), TNS("jne",D), TNS("jbe",D), TNS("ja",D), /* [88] */ TNS("js",D), TNS("jns",D), TNS("jp",D), TNS("jnp",D), /* [8C] */ TNS("jl",D), TNS("jge",D), TNS("jle",D), TNS("jg",D), }, { /* [90] */ TNS("seto",Mb), TNS("setno",Mb), TNS("setb",Mb), TNS("setae",Mb), /* [94] */ TNS("sete",Mb), TNS("setne",Mb), TNS("setbe",Mb), TNS("seta",Mb), /* [98] */ TNS("sets",Mb), TNS("setns",Mb), TNS("setp",Mb), TNS("setnp",Mb), /* [9C] */ TNS("setl",Mb), TNS("setge",Mb), TNS("setle",Mb), TNS("setg",Mb), }, { /* [A0] */ TSp("push",LSEG), TSp("pop",LSEG), TNS("cpuid",NORM), TS("bt",RMw), /* [A4] */ TS("shld",DSHIFT), TS("shld",DSHIFTcl), INVALID, INVALID, /* [A8] */ TSp("push",LSEG), TSp("pop",LSEG), TNS("rsm",NORM), TS("bts",RMw), /* [AC] */ TS("shrd",DSHIFT), TS("shrd",DSHIFTcl), IND(dis_op0FAE), TS("imul",MRw), }, { /* [B0] */ TNS("cmpxchgb",RMw), TS("cmpxchg",RMw), TS("lss",MR), TS("btr",RMw), /* [B4] */ TS("lfs",MR), TS("lgs",MR), TS("movzb",MOVZ), TNS("movzwl",MOVZ), /* [B8] */ INVALID, INVALID, IND(dis_op0FBA), TS("btc",RMw), /* [BC] */ TS("bsf",MRw), TS("bsr",MRw), TS("movsb",MOVZ), TNS("movswl",MOVZ), }, { /* [C0] */ TNS("xaddb",XADDB), TS("xadd",RMw), TNSZ("cmpps",XMMOPM,16),TNS("movnti",RM), /* [C4] */ TNSZ("pinsrw",MMOPRM,2),TNS("pextrw",MMO3P), TNSZ("shufps",XMMOPM,16),IND(dis_op0FC7), /* [C8] */ INVALID, INVALID, INVALID, INVALID, /* [CC] */ INVALID, INVALID, INVALID, INVALID, }, { /* [D0] */ INVALID, TNSZ("psrlw",MMO,8), TNSZ("psrld",MMO,8), TNSZ("psrlq",MMO,8), /* [D4] */ TNSZ("paddq",MMO,8), TNSZ("pmullw",MMO,8), TNSZ("INVALID",MMO,0), TNS("pmovmskb",MMOM3), /* [D8] */ TNSZ("psubusb",MMO,8), TNSZ("psubusw",MMO,8), TNSZ("pminub",MMO,8), TNSZ("pand",MMO,8), /* [DC] */ TNSZ("paddusb",MMO,8), TNSZ("paddusw",MMO,8), TNSZ("pmaxub",MMO,8), TNSZ("pandn",MMO,8), }, { /* [E0] */ TNSZ("pavgb",MMO,8), TNSZ("psraw",MMO,8), TNSZ("psrad",MMO,8), TNSZ("pavgw",MMO,8), /* [E4] */ TNSZ("pmulhuw",MMO,8), TNSZ("pmulhw",MMO,8), TNS("INVALID",XMMO), TNSZ("movntq",MMOMS,8), /* [E8] */ TNSZ("psubsb",MMO,8), TNSZ("psubsw",MMO,8), TNSZ("pminsw",MMO,8), TNSZ("por",MMO,8), /* [EC] */ TNSZ("paddsb",MMO,8), TNSZ("paddsw",MMO,8), TNSZ("pmaxsw",MMO,8), TNSZ("pxor",MMO,8), }, { /* [F0] */ INVALID, TNSZ("psllw",MMO,8), TNSZ("pslld",MMO,8), TNSZ("psllq",MMO,8), /* [F4] */ TNSZ("pmuludq",MMO,8), TNSZ("pmaddwd",MMO,8), TNSZ("psadbw",MMO,8), TNSZ("maskmovq",MMOIMPL,8), /* [F8] */ TNSZ("psubb",MMO,8), TNSZ("psubw",MMO,8), TNSZ("psubd",MMO,8), TNSZ("psubq",MMO,8), /* [FC] */ TNSZ("paddb",MMO,8), TNSZ("paddw",MMO,8), TNSZ("paddd",MMO,8), INVALID, } }; /* * Decode table for 0x80 opcodes */ const instable_t dis_op80[8] = { /* [0] */ TNS("addb",IMlw), TNS("orb",IMw), TNS("adcb",IMlw), TNS("sbbb",IMlw), /* [4] */ TNS("andb",IMw), TNS("subb",IMlw), TNS("xorb",IMw), TNS("cmpb",IMlw), }; /* * Decode table for 0x81 opcodes. */ const instable_t dis_op81[8] = { /* [0] */ TS("add",IMlw), TS("or",IMw), TS("adc",IMlw), TS("sbb",IMlw), /* [4] */ TS("and",IMw), TS("sub",IMlw), TS("xor",IMw), TS("cmp",IMlw), }; /* * Decode table for 0x82 opcodes. */ const instable_t dis_op82[8] = { /* [0] */ TNSx("addb",IMlw), TNSx("orb",IMlw), TNSx("adcb",IMlw), TNSx("sbbb",IMlw), /* [4] */ TNSx("andb",IMlw), TNSx("subb",IMlw), TNSx("xorb",IMlw), TNSx("cmpb",IMlw), }; /* * Decode table for 0x83 opcodes. */ const instable_t dis_op83[8] = { /* [0] */ TS("add",IMlw), TS("or",IMlw), TS("adc",IMlw), TS("sbb",IMlw), /* [4] */ TS("and",IMlw), TS("sub",IMlw), TS("xor",IMlw), TS("cmp",IMlw), }; /* * Decode table for 0xC0 opcodes. */ const instable_t dis_opC0[8] = { /* [0] */ TNS("rolb",MvI), TNS("rorb",MvI), TNS("rclb",MvI), TNS("rcrb",MvI), /* [4] */ TNS("shlb",MvI), TNS("shrb",MvI), INVALID, TNS("sarb",MvI), }; /* * Decode table for 0xD0 opcodes. */ const instable_t dis_opD0[8] = { /* [0] */ TNS("rolb",Mv), TNS("rorb",Mv), TNS("rclb",Mv), TNS("rcrb",Mv), /* [4] */ TNS("shlb",Mv), TNS("shrb",Mv), TNS("salb",Mv), TNS("sarb",Mv), }; /* * Decode table for 0xC1 opcodes. * 186 instruction set */ const instable_t dis_opC1[8] = { /* [0] */ TS("rol",MvI), TS("ror",MvI), TS("rcl",MvI), TS("rcr",MvI), /* [4] */ TS("shl",MvI), TS("shr",MvI), TS("sal",MvI), TS("sar",MvI), }; /* * Decode table for 0xD1 opcodes. */ const instable_t dis_opD1[8] = { /* [0] */ TS("rol",Mv), TS("ror",Mv), TS("rcl",Mv), TS("rcr",Mv), /* [4] */ TS("shl",Mv), TS("shr",Mv), TS("sal",Mv), TS("sar",Mv), }; /* * Decode table for 0xD2 opcodes. */ const instable_t dis_opD2[8] = { /* [0] */ TNS("rolb",Mv), TNS("rorb",Mv), TNS("rclb",Mv), TNS("rcrb",Mv), /* [4] */ TNS("shlb",Mv), TNS("shrb",Mv), TNS("salb",Mv), TNS("sarb",Mv), }; /* * Decode table for 0xD3 opcodes. */ const instable_t dis_opD3[8] = { /* [0] */ TS("rol",Mv), TS("ror",Mv), TS("rcl",Mv), TS("rcr",Mv), /* [4] */ TS("shl",Mv), TS("shr",Mv), TS("salb",Mv), TS("sar",Mv), }; /* * Decode table for 0xF6 opcodes. */ const instable_t dis_opF6[8] = { /* [0] */ TNS("testb",IMw), TNS("testb",IMw), TNS("notb",Mw), TNS("negb",Mw), /* [4] */ TNS("mulb",MA), TNS("imulb",MA), TNS("divb",MA), TNS("idivb",MA), }; /* * Decode table for 0xF7 opcodes. */ const instable_t dis_opF7[8] = { /* [0] */ TS("test",IMw), TS("test",IMw), TS("not",Mw), TS("neg",Mw), /* [4] */ TS("mul",MA), TS("imul",MA), TS("div",MA), TS("idiv",MA), }; /* * Decode table for 0xFE opcodes. */ const instable_t dis_opFE[8] = { /* [0] */ TNS("incb",Mw), TNS("decb",Mw), INVALID, INVALID, /* [4] */ INVALID, INVALID, INVALID, INVALID, }; /* * Decode table for 0xFF opcodes. */ const instable_t dis_opFF[8] = { /* [0] */ TS("inc",Mw), TS("dec",Mw), TNSyp("call",INM), TNS("lcall",INM), /* [4] */ TNSy("jmp",INM), TNS("ljmp",INM), TSp("push",M), INVALID, }; /* for 287 instructions, which are a mess to decode */ const instable_t dis_opFP1n2[8][8] = { { /* bit pattern: 1101 1xxx MODxx xR/M */ /* [0,0] */ TNS("fadds",M), TNS("fmuls",M), TNS("fcoms",M), TNS("fcomps",M), /* [0,4] */ TNS("fsubs",M), TNS("fsubrs",M), TNS("fdivs",M), TNS("fdivrs",M), }, { /* [1,0] */ TNS("flds",M), INVALID, TNS("fsts",M), TNS("fstps",M), /* [1,4] */ TNSZ("fldenv",M,28), TNSZ("fldcw",M,2), TNSZ("fnstenv",M,28), TNSZ("fnstcw",M,2), }, { /* [2,0] */ TNS("fiaddl",M), TNS("fimull",M), TNS("ficoml",M), TNS("ficompl",M), /* [2,4] */ TNS("fisubl",M), TNS("fisubrl",M), TNS("fidivl",M), TNS("fidivrl",M), }, { /* [3,0] */ TNS("fildl",M), INVALID, TNS("fistl",M), TNS("fistpl",M), /* [3,4] */ INVALID, TNSZ("fldt",M,10), INVALID, TNSZ("fstpt",M,10), }, { /* [4,0] */ TNSZ("faddl",M,8), TNSZ("fmull",M,8), TNSZ("fcoml",M,8), TNSZ("fcompl",M,8), /* [4,1] */ TNSZ("fsubl",M,8), TNSZ("fsubrl",M,8), TNSZ("fdivl",M,8), TNSZ("fdivrl",M,8), }, { /* [5,0] */ TNSZ("fldl",M,8), INVALID, TNSZ("fstl",M,8), TNSZ("fstpl",M,8), /* [5,4] */ TNSZ("frstor",M,108), INVALID, TNSZ("fnsave",M,108), TNSZ("fnstsw",M,2), }, { /* [6,0] */ TNSZ("fiadd",M,2), TNSZ("fimul",M,2), TNSZ("ficom",M,2), TNSZ("ficomp",M,2), /* [6,4] */ TNSZ("fisub",M,2), TNSZ("fisubr",M,2), TNSZ("fidiv",M,2), TNSZ("fidivr",M,2), }, { /* [7,0] */ TNSZ("fild",M,2), INVALID, TNSZ("fist",M,2), TNSZ("fistp",M,2), /* [7,4] */ TNSZ("fbld",M,10), TNSZ("fildll",M,8), TNSZ("fbstp",M,10), TNSZ("fistpll",M,8), } }; const instable_t dis_opFP3[8][8] = { { /* bit pattern: 1101 1xxx 11xx xREG */ /* [0,0] */ TNS("fadd",FF), TNS("fmul",FF), TNS("fcom",F), TNS("fcomp",F), /* [0,4] */ TNS("fsub",FF), TNS("fsubr",FF), TNS("fdiv",FF), TNS("fdivr",FF), }, { /* [1,0] */ TNS("fld",F), TNS("fxch",F), TNS("fnop",NORM), TNS("fstp",F), /* [1,4] */ INVALID, INVALID, INVALID, INVALID, }, { /* [2,0] */ INVALID, INVALID, INVALID, INVALID, /* [2,4] */ INVALID, TNS("fucompp",NORM), INVALID, INVALID, }, { /* [3,0] */ INVALID, INVALID, INVALID, INVALID, /* [3,4] */ INVALID, INVALID, INVALID, INVALID, }, { /* [4,0] */ TNS("fadd",FF), TNS("fmul",FF), TNS("fcom",F), TNS("fcomp",F), /* [4,4] */ TNS("fsub",FF), TNS("fsubr",FF), TNS("fdiv",FF), TNS("fdivr",FF), }, { /* [5,0] */ TNS("ffree",F), TNS("fxch",F), TNS("fst",F), TNS("fstp",F), /* [5,4] */ TNS("fucom",F), TNS("fucomp",F), INVALID, INVALID, }, { /* [6,0] */ TNS("faddp",FF), TNS("fmulp",FF), TNS("fcomp",F), TNS("fcompp",NORM), /* [6,4] */ TNS("fsubp",FF), TNS("fsubrp",FF), TNS("fdivp",FF), TNS("fdivrp",FF), }, { /* [7,0] */ TNS("ffree",F), TNS("fxch",F), TNS("fstp",F), TNS("fstp",F), /* [7,4] */ TNS("fnstsw",M), TNS("fucomip",FFC), TNS("fcomip",FFC), INVALID, } }; const instable_t dis_opFP4[4][8] = { { /* bit pattern: 1101 1001 111x xxxx */ /* [0,0] */ TNS("fchs",NORM), TNS("fabs",NORM), INVALID, INVALID, /* [0,4] */ TNS("ftst",NORM), TNS("fxam",NORM), TNS("ftstp",NORM), INVALID, }, { /* [1,0] */ TNS("fld1",NORM), TNS("fldl2t",NORM), TNS("fldl2e",NORM), TNS("fldpi",NORM), /* [1,4] */ TNS("fldlg2",NORM), TNS("fldln2",NORM), TNS("fldz",NORM), INVALID, }, { /* [2,0] */ TNS("f2xm1",NORM), TNS("fyl2x",NORM), TNS("fptan",NORM), TNS("fpatan",NORM), /* [2,4] */ TNS("fxtract",NORM), TNS("fprem1",NORM), TNS("fdecstp",NORM), TNS("fincstp",NORM), }, { /* [3,0] */ TNS("fprem",NORM), TNS("fyl2xp1",NORM), TNS("fsqrt",NORM), TNS("fsincos",NORM), /* [3,4] */ TNS("frndint",NORM), TNS("fscale",NORM), TNS("fsin",NORM), TNS("fcos",NORM), } }; const instable_t dis_opFP5[8] = { /* bit pattern: 1101 1011 111x xxxx */ /* [0] */ TNS("feni",NORM), TNS("fdisi",NORM), TNS("fnclex",NORM), TNS("fninit",NORM), /* [4] */ TNS("fsetpm",NORM), TNS("frstpm",NORM), INVALID, INVALID, }; const instable_t dis_opFP6[8] = { /* bit pattern: 1101 1011 11yy yxxx */ /* [00] */ TNS("fcmov.nb",FF), TNS("fcmov.ne",FF), TNS("fcmov.nbe",FF), TNS("fcmov.nu",FF), /* [04] */ INVALID, TNS("fucomi",F), TNS("fcomi",F), INVALID, }; const instable_t dis_opFP7[8] = { /* bit pattern: 1101 1010 11yy yxxx */ /* [00] */ TNS("fcmov.b",FF), TNS("fcmov.e",FF), TNS("fcmov.be",FF), TNS("fcmov.u",FF), /* [04] */ INVALID, INVALID, INVALID, INVALID, }; /* * Main decode table for the op codes. The first two nibbles * will be used as an index into the table. If there is a * a need to further decode an instruction, the array to be * referenced is indicated with the other two entries being * empty. */ const instable_t dis_distable[16][16] = { { /* [0,0] */ TNS("addb",RMw), TS("add",RMw), TNS("addb",MRw), TS("add",MRw), /* [0,4] */ TNS("addb",IA), TS("add",IA), TSx("push",SEG), TSx("pop",SEG), /* [0,8] */ TNS("orb",RMw), TS("or",RMw), TNS("orb",MRw), TS("or",MRw), /* [0,C] */ TNS("orb",IA), TS("or",IA), TSx("push",SEG), IND(&dis_op0F[0][0]), }, { /* [1,0] */ TNS("adcb",RMw), TS("adc",RMw), TNS("adcb",MRw), TS("adc",MRw), /* [1,4] */ TNS("adcb",IA), TS("adc",IA), TSx("push",SEG), TSx("pop",SEG), /* [1,8] */ TNS("sbbb",RMw), TS("sbb",RMw), TNS("sbbb",MRw), TS("sbb",MRw), /* [1,C] */ TNS("sbbb",IA), TS("sbb",IA), TSx("push",SEG), TSx("pop",SEG), }, { /* [2,0] */ TNS("andb",RMw), TS("and",RMw), TNS("andb",MRw), TS("and",MRw), /* [2,4] */ TNS("andb",IA), TS("and",IA), TNS("%es:",OVERRIDE), TNSx("daa",NORM), /* [2,8] */ TNS("subb",RMw), TS("sub",RMw), TNS("subb",MRw), TS("sub",MRw), /* [2,C] */ TNS("subb",IA), TS("sub",IA), TNS("%cs:",OVERRIDE), TNSx("das",NORM), }, { /* [3,0] */ TNS("xorb",RMw), TS("xor",RMw), TNS("xorb",MRw), TS("xor",MRw), /* [3,4] */ TNS("xorb",IA), TS("xor",IA), TNS("%ss:",OVERRIDE), TNSx("aaa",NORM), /* [3,8] */ TNS("cmpb",RMw), TS("cmp",RMw), TNS("cmpb",MRw), TS("cmp",MRw), /* [3,C] */ TNS("cmpb",IA), TS("cmp",IA), TNS("%ds:",OVERRIDE), TNSx("aas",NORM), }, { /* [4,0] */ TSx("inc",R), TSx("inc",R), TSx("inc",R), TSx("inc",R), /* [4,4] */ TSx("inc",R), TSx("inc",R), TSx("inc",R), TSx("inc",R), /* [4,8] */ TSx("dec",R), TSx("dec",R), TSx("dec",R), TSx("dec",R), /* [4,C] */ TSx("dec",R), TSx("dec",R), TSx("dec",R), TSx("dec",R), }, { /* [5,0] */ TSp("push",R), TSp("push",R), TSp("push",R), TSp("push",R), /* [5,4] */ TSp("push",R), TSp("push",R), TSp("push",R), TSp("push",R), /* [5,8] */ TSp("pop",R), TSp("pop",R), TSp("pop",R), TSp("pop",R), /* [5,C] */ TSp("pop",R), TSp("pop",R), TSp("pop",R), TSp("pop",R), }, { /* [6,0] */ TSZx("pusha",IMPLMEM,28),TSZx("popa",IMPLMEM,28), TSx("bound",MR), TNS("arpl",RMw), /* [6,4] */ TNS("%fs:",OVERRIDE), TNS("%gs:",OVERRIDE), TNS("data16",DM), TNS("addr16",AM), /* [6,8] */ TSp("push",I), TS("imul",IMUL), TSp("push",Ib), TS("imul",IMUL), /* [6,C] */ TNSZ("insb",IMPLMEM,1), TSZ("ins",IMPLMEM,4), TNSZ("outsb",IMPLMEM,1),TSZ("outs",IMPLMEM,4), }, { /* [7,0] */ TNSy("jo",BD), TNSy("jno",BD), TNSy("jb",BD), TNSy("jae",BD), /* [7,4] */ TNSy("je",BD), TNSy("jne",BD), TNSy("jbe",BD), TNSy("ja",BD), /* [7,8] */ TNSy("js",BD), TNSy("jns",BD), TNSy("jp",BD), TNSy("jnp",BD), /* [7,C] */ TNSy("jl",BD), TNSy("jge",BD), TNSy("jle",BD), TNSy("jg",BD), }, { /* [8,0] */ IND(dis_op80), IND(dis_op81), INDx(dis_op82), IND(dis_op83), /* [8,4] */ TNS("testb",RMw), TS("test",RMw), TNS("xchgb",RMw), TS("xchg",RMw), /* [8,8] */ TNS("movb",RMw), TS("mov",RMw), TNS("movb",MRw), TS("mov",MRw), /* [8,C] */ TNS("movw",SM), TS("lea",MR), TNS("movw",MS), TSp("pop",M), }, { /* [9,0] */ TNS("nop",NORM), TS("xchg",RA), TS("xchg",RA), TS("xchg",RA), /* [9,4] */ TS("xchg",RA), TS("xchg",RA), TS("xchg",RA), TS("xchg",RA), /* [9,8] */ TNS("cXtX",CBW), TNS("cXtX",CWD), TNSx("lcall",SO), TNS("fwait",NORM), /* [9,C] */ TSZy("pushf",IMPLMEM,4),TSZy("popf",IMPLMEM,4), TNSx("sahf",NORM), TNSx("lahf",NORM), }, { /* [A,0] */ TNS("movb",OA), TS("mov",OA), TNS("movb",AO), TS("mov",AO), /* [A,4] */ TNSZ("movsb",SD,1), TS("movs",SD), TNSZ("cmpsb",SD,1), TS("cmps",SD), /* [A,8] */ TNS("testb",IA), TS("test",IA), TNS("stosb",AD), TS("stos",AD), /* [A,C] */ TNS("lodsb",SA), TS("lods",SA), TNS("scasb",AD), TS("scas",AD), }, { /* [B,0] */ TNS("movb",IR), TNS("movb",IR), TNS("movb",IR), TNS("movb",IR), /* [B,4] */ TNS("movb",IR), TNS("movb",IR), TNS("movb",IR), TNS("movb",IR), /* [B,8] */ TS("mov",IR), TS("mov",IR), TS("mov",IR), TS("mov",IR), /* [B,C] */ TS("mov",IR), TS("mov",IR), TS("mov",IR), TS("mov",IR), }, { /* [C,0] */ IND(dis_opC0), IND(dis_opC1), TNSyp("ret",RET), TNSyp("ret",NORM), /* [C,4] */ TNSx("les",MR), TNSx("lds",MR), TNS("movb",IMw), TS("mov",IMw), /* [C,8] */ TNSyp("enter",ENTER), TNSyp("leave",NORM), TNS("lret",RET), TNS("lret",NORM), /* [C,C] */ TNS("int",INT3), TNS("int",INTx), TNSx("into",NORM), TNS("iret",NORM), }, { /* [D,0] */ IND(dis_opD0), IND(dis_opD1), IND(dis_opD2), IND(dis_opD3), /* [D,4] */ TNSx("aam",U), TNSx("aad",U), TNSx("falc",NORM), TNSZ("xlat",IMPLMEM,1), /* 287 instructions. Note that although the indirect field */ /* indicates opFP1n2 for further decoding, this is not necessarily */ /* the case since the opFP arrays are not partitioned according to key1 */ /* and key2. opFP1n2 is given only to indicate that we haven't */ /* finished decoding the instruction. */ /* [D,8] */ IND(&dis_opFP1n2[0][0]), IND(&dis_opFP1n2[0][0]), IND(&dis_opFP1n2[0][0]), IND(&dis_opFP1n2[0][0]), /* [D,C] */ IND(&dis_opFP1n2[0][0]), IND(&dis_opFP1n2[0][0]), IND(&dis_opFP1n2[0][0]), IND(&dis_opFP1n2[0][0]), }, { /* [E,0] */ TNSy("loopnz",BD), TNSy("loopz",BD), TNSy("loop",BD), TNSy("jcxz",BD), /* [E,4] */ TNS("inb",P), TS("in",P), TNS("outb",P), TS("out",P), /* [E,8] */ TNSyp("call",D), TNSy("jmp",D), TNSx("ljmp",SO), TNSy("jmp",BD), /* [E,C] */ TNS("inb",V), TS("in",V), TNS("outb",V), TS("out",V), }, { /* [F,0] */ TNS("lock",LOCK), TNS("icebp", NORM), TNS("repnz",PREFIX), TNS("repz",PREFIX), /* [F,4] */ TNS("hlt",NORM), TNS("cmc",NORM), IND(dis_opF6), IND(dis_opF7), /* [F,8] */ TNS("clc",NORM), TNS("stc",NORM), TNS("cli",NORM), TNS("sti",NORM), /* [F,C] */ TNS("cld",NORM), TNS("std",NORM), IND(dis_opFE), IND(dis_opFF), } }; /* END CSTYLED */ /* * common functions to decode and disassemble an x86 or amd64 instruction */ /* * These are the individual fields of a REX prefix. Note that a REX * prefix with none of these set is still needed to: * - use the MOVSXD (sign extend 32 to 64 bits) instruction * - access the %sil, %dil, %bpl, %spl registers */ #define REX_W 0x08 /* 64 bit operand size when set */ #define REX_R 0x04 /* high order bit extension of ModRM reg field */ #define REX_X 0x02 /* high order bit extension of SIB index field */ #define REX_B 0x01 /* extends ModRM r_m, SIB base, or opcode reg */ static uint_t opnd_size; /* SIZE16, SIZE32 or SIZE64 */ static uint_t addr_size; /* SIZE16, SIZE32 or SIZE64 */ /* * Even in 64 bit mode, usually only 4 byte immediate operands are supported. */ static int isize[] = {1, 2, 4, 4}; static int isize64[] = {1, 2, 4, 8}; /* * Just a bunch of useful macros. */ #define WBIT(x) (x & 0x1) /* to get w bit */ #define REGNO(x) (x & 0x7) /* to get 3 bit register */ #define VBIT(x) ((x)>>1 & 0x1) /* to get 'v' bit */ #define OPSIZE(osize, wbit) ((wbit) ? isize[osize] : 1) #define OPSIZE64(osize, wbit) ((wbit) ? isize64[osize] : 1) #define REG_ONLY 3 /* mode to indicate a register operand (not memory) */ #define BYTE_OPND 0 /* w-bit value indicating byte register */ #define LONG_OPND 1 /* w-bit value indicating opnd_size register */ #define MM_OPND 2 /* "value" used to indicate a mmx reg */ #define XMM_OPND 3 /* "value" used to indicate a xmm reg */ #define SEG_OPND 4 /* "value" used to indicate a segment reg */ #define CONTROL_OPND 5 /* "value" used to indicate a control reg */ #define DEBUG_OPND 6 /* "value" used to indicate a debug reg */ #define TEST_OPND 7 /* "value" used to indicate a test reg */ #define WORD_OPND 8 /* w-bit value indicating word size reg */ /* * Get the next byte and separate the op code into the high and low nibbles. */ static int dtrace_get_opcode(dis86_t *x, uint_t *high, uint_t *low) { int byte; /* * x86 instructions have a maximum length of 15 bytes. Bail out if * we try to read more. */ if (x->d86_len >= 15) return (x->d86_error = 1); if (x->d86_error) return (1); byte = x->d86_get_byte(x->d86_data); if (byte < 0) return (x->d86_error = 1); x->d86_bytes[x->d86_len++] = byte; *low = byte & 0xf; /* ----xxxx low 4 bits */ *high = byte >> 4 & 0xf; /* xxxx---- bits 7 to 4 */ return (0); } /* * Get and decode an SIB (scaled index base) byte */ static void dtrace_get_SIB(dis86_t *x, uint_t *ss, uint_t *index, uint_t *base) { int byte; if (x->d86_error) return; byte = x->d86_get_byte(x->d86_data); if (byte < 0) { x->d86_error = 1; return; } x->d86_bytes[x->d86_len++] = byte; *base = byte & 0x7; *index = (byte >> 3) & 0x7; *ss = (byte >> 6) & 0x3; } /* * Get the byte following the op code and separate it into the * mode, register, and r/m fields. */ static void dtrace_get_modrm(dis86_t *x, uint_t *mode, uint_t *reg, uint_t *r_m) { if (x->d86_got_modrm == 0) { if (x->d86_rmindex == -1) x->d86_rmindex = x->d86_len; dtrace_get_SIB(x, mode, reg, r_m); x->d86_got_modrm = 1; } } /* * Adjust register selection based on any REX prefix bits present. */ /*ARGSUSED*/ static void dtrace_rex_adjust(uint_t rex_prefix, uint_t mode, uint_t *reg, uint_t *r_m) { if (reg != NULL && r_m == NULL) { if (rex_prefix & REX_B) *reg += 8; } else { if (reg != NULL && (REX_R & rex_prefix) != 0) *reg += 8; if (r_m != NULL && (REX_B & rex_prefix) != 0) *r_m += 8; } } /* * Get an immediate operand of the given size, with sign extension. */ static void dtrace_imm_opnd(dis86_t *x, int wbit, int size, int opindex) { int i; int byte; int valsize = 0; if (x->d86_numopnds < opindex + 1) x->d86_numopnds = opindex + 1; switch (wbit) { case BYTE_OPND: valsize = 1; break; case LONG_OPND: if (x->d86_opnd_size == SIZE16) valsize = 2; else if (x->d86_opnd_size == SIZE32) valsize = 4; else valsize = 8; break; case MM_OPND: case XMM_OPND: case SEG_OPND: case CONTROL_OPND: case DEBUG_OPND: case TEST_OPND: valsize = size; break; case WORD_OPND: valsize = 2; break; } if (valsize < size) valsize = size; if (x->d86_error) return; x->d86_opnd[opindex].d86_value = 0; for (i = 0; i < size; ++i) { byte = x->d86_get_byte(x->d86_data); if (byte < 0) { x->d86_error = 1; return; } x->d86_bytes[x->d86_len++] = byte; x->d86_opnd[opindex].d86_value |= (uint64_t)byte << (i * 8); } /* Do sign extension */ if (x->d86_bytes[x->d86_len - 1] & 0x80) { for (; i < valsize; i++) x->d86_opnd[opindex].d86_value |= (uint64_t)0xff << (i* 8); } #ifdef DIS_TEXT x->d86_opnd[opindex].d86_mode = MODE_SIGNED; x->d86_opnd[opindex].d86_value_size = valsize; x->d86_imm_bytes += size; #endif } /* * Get an ip relative operand of the given size, with sign extension. */ static void dtrace_disp_opnd(dis86_t *x, int wbit, int size, int opindex) { dtrace_imm_opnd(x, wbit, size, opindex); #ifdef DIS_TEXT x->d86_opnd[opindex].d86_mode = MODE_IPREL; #endif } /* * Check to see if there is a segment override prefix pending. * If so, print it in the current 'operand' location and set * the override flag back to false. */ /*ARGSUSED*/ static void dtrace_check_override(dis86_t *x, int opindex) { #ifdef DIS_TEXT if (x->d86_seg_prefix) { (void) strlcat(x->d86_opnd[opindex].d86_prefix, x->d86_seg_prefix, PFIXLEN); } #endif x->d86_seg_prefix = NULL; } /* * Process a single instruction Register or Memory operand. * * mode = addressing mode from ModRM byte * r_m = r_m (or reg if mode == 3) field from ModRM byte * wbit = indicates which register (8bit, 16bit, ... MMX, etc.) set to use. * o = index of operand that we are processing (0, 1 or 2) * * the value of reg or r_m must have already been adjusted for any REX prefix. */ /*ARGSUSED*/ static void dtrace_get_operand(dis86_t *x, uint_t mode, uint_t r_m, int wbit, int opindex) { int have_SIB = 0; /* flag presence of scale-index-byte */ uint_t ss; /* scale-factor from opcode */ uint_t index; /* index register number */ uint_t base; /* base register number */ int dispsize; /* size of displacement in bytes */ #ifdef DIS_TEXT char *opnd = x->d86_opnd[opindex].d86_opnd; #endif if (x->d86_numopnds < opindex + 1) x->d86_numopnds = opindex + 1; if (x->d86_error) return; /* * first handle a simple register */ if (mode == REG_ONLY) { #ifdef DIS_TEXT switch (wbit) { case MM_OPND: (void) strlcat(opnd, dis_MMREG[r_m], OPLEN); break; case XMM_OPND: (void) strlcat(opnd, dis_XMMREG[r_m], OPLEN); break; case SEG_OPND: (void) strlcat(opnd, dis_SEGREG[r_m], OPLEN); break; case CONTROL_OPND: (void) strlcat(opnd, dis_CONTROLREG[r_m], OPLEN); break; case DEBUG_OPND: (void) strlcat(opnd, dis_DEBUGREG[r_m], OPLEN); break; case TEST_OPND: (void) strlcat(opnd, dis_TESTREG[r_m], OPLEN); break; case BYTE_OPND: if (x->d86_rex_prefix == 0) (void) strlcat(opnd, dis_REG8[r_m], OPLEN); else (void) strlcat(opnd, dis_REG8_REX[r_m], OPLEN); break; case WORD_OPND: (void) strlcat(opnd, dis_REG16[r_m], OPLEN); break; case LONG_OPND: if (x->d86_opnd_size == SIZE16) (void) strlcat(opnd, dis_REG16[r_m], OPLEN); else if (x->d86_opnd_size == SIZE32) (void) strlcat(opnd, dis_REG32[r_m], OPLEN); else (void) strlcat(opnd, dis_REG64[r_m], OPLEN); break; } #endif /* DIS_TEXT */ return; } /* * if symbolic representation, skip override prefix, if any */ dtrace_check_override(x, opindex); /* * Handle 16 bit memory references first, since they decode * the mode values more simply. * mode 1 is r_m + 8 bit displacement * mode 2 is r_m + 16 bit displacement * mode 0 is just r_m, unless r_m is 6 which is 16 bit disp */ if (x->d86_addr_size == SIZE16) { if ((mode == 0 && r_m == 6) || mode == 2) dtrace_imm_opnd(x, WORD_OPND, 2, opindex); else if (mode == 1) dtrace_imm_opnd(x, BYTE_OPND, 1, opindex); #ifdef DIS_TEXT if (mode == 0 && r_m == 6) x->d86_opnd[opindex].d86_mode = MODE_SIGNED; else if (mode == 0) x->d86_opnd[opindex].d86_mode = MODE_NONE; else x->d86_opnd[opindex].d86_mode = MODE_OFFSET; (void) strlcat(opnd, dis_addr16[mode][r_m], OPLEN); #endif return; } /* * 32 and 64 bit addressing modes are more complex since they * can involve an SIB (scaled index and base) byte to decode. */ if (r_m == ESP_REGNO || r_m == ESP_REGNO + 8) { have_SIB = 1; dtrace_get_SIB(x, &ss, &index, &base); if (x->d86_error) return; if (base != 5 || mode != 0) if (x->d86_rex_prefix & REX_B) base += 8; if (x->d86_rex_prefix & REX_X) index += 8; } else { base = r_m; } /* * Compute the displacement size and get its bytes */ dispsize = 0; if (mode == 1) dispsize = 1; else if (mode == 2) dispsize = 4; else if ((r_m & 7) == EBP_REGNO || (have_SIB && (base & 7) == EBP_REGNO)) dispsize = 4; if (dispsize > 0) { dtrace_imm_opnd(x, dispsize == 4 ? LONG_OPND : BYTE_OPND, dispsize, opindex); if (x->d86_error) return; } #ifdef DIS_TEXT if (dispsize > 0) x->d86_opnd[opindex].d86_mode = MODE_OFFSET; if (have_SIB == 0) { if (x->d86_mode == SIZE32) { if (mode == 0) (void) strlcat(opnd, dis_addr32_mode0[r_m], OPLEN); else (void) strlcat(opnd, dis_addr32_mode12[r_m], OPLEN); } else { if (mode == 0) (void) strlcat(opnd, dis_addr64_mode0[r_m], OPLEN); else (void) strlcat(opnd, dis_addr64_mode12[r_m], OPLEN); } } else { uint_t need_paren = 0; char **regs; if (x->d86_mode == SIZE32) /* NOTE this is not addr_size! */ regs = (char **)dis_REG32; else regs = (char **)dis_REG64; /* * print the base (if any) */ if (base == EBP_REGNO && mode == 0) { if (index != ESP_REGNO) { (void) strlcat(opnd, "(", OPLEN); need_paren = 1; } } else { (void) strlcat(opnd, "(", OPLEN); (void) strlcat(opnd, regs[base], OPLEN); need_paren = 1; } /* * print the index (if any) */ if (index != ESP_REGNO) { (void) strlcat(opnd, ",", OPLEN); (void) strlcat(opnd, regs[index], OPLEN); (void) strlcat(opnd, dis_scale_factor[ss], OPLEN); } else if (need_paren) (void) strlcat(opnd, ")", OPLEN); } #endif } /* * Operand sequence for standard instruction involving one register * and one register/memory operand. * wbit indicates a byte(0) or opnd_size(1) operation * vbit indicates direction (0 for "opcode r,r_m") or (1 for "opcode r_m, r") */ #define STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, vbit) { \ dtrace_get_modrm(x, &mode, ®, &r_m); \ dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); \ dtrace_get_operand(x, mode, r_m, wbit, vbit); \ dtrace_get_operand(x, REG_ONLY, reg, wbit, 1 - vbit); \ } /* * Similar to above, but allows for the two operands to be of different * classes (ie. wbit). * wbit is for the r_m operand * w2 is for the reg operand */ #define MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, w2, vbit) { \ dtrace_get_modrm(x, &mode, ®, &r_m); \ dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); \ dtrace_get_operand(x, mode, r_m, wbit, vbit); \ dtrace_get_operand(x, REG_ONLY, reg, w2, 1 - vbit); \ } /* * Similar, but for 2 operands plus an immediate. */ #define THREEOPERAND(x, mode, reg, r_m, rex_prefix, wbit, w2, immsize) { \ dtrace_get_modrm(x, &mode, ®, &r_m); \ dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); \ dtrace_get_operand(x, mode, r_m, wbit, 1); \ dtrace_get_operand(x, REG_ONLY, reg, w2, 2); \ dtrace_imm_opnd(x, wbit, immsize, 0); \ } /* * Dissassemble a single x86 or amd64 instruction. * * Mode determines the default operating mode (SIZE16, SIZE32 or SIZE64) * for interpreting instructions. * * returns non-zero for bad opcode */ int dtrace_disx86(dis86_t *x, uint_t cpu_mode) { const instable_t *dp = NULL; /* decode table being used */ #ifdef DIS_TEXT uint_t i; #endif #ifdef DIS_MEM uint_t nomem = 0; #define NOMEM (nomem = 1) #else #define NOMEM /* nothing */ #endif uint_t wbit = 0; /* opcode wbit, 0 is 8 bit, !0 for opnd_size */ uint_t w2; /* wbit value for second operand */ uint_t vbit; uint_t mode = 0; /* mode value from ModRM byte */ uint_t reg; /* reg value from ModRM byte */ uint_t r_m; /* r_m value from ModRM byte */ uint_t opcode1; /* high nibble of 1st byte */ uint_t opcode2; /* low nibble of 1st byte */ uint_t opcode3; /* extra opcode bits usually from ModRM byte */ uint_t opcode4; /* high nibble of 2nd byte */ uint_t opcode5; /* low nibble of 2ne byte */ uint_t opcode6; /* high nibble of 3rd byte */ uint_t opcode7; /* low nibble of 3rd byte */ uint_t opcode_bytes = 1; /* * legacy prefixes come in 5 flavors, you should have only one of each */ uint_t opnd_size_prefix = 0; uint_t addr_size_prefix = 0; uint_t segment_prefix = 0; uint_t lock_prefix = 0; uint_t rep_prefix = 0; uint_t rex_prefix = 0; /* amd64 register extension prefix */ size_t off; x->d86_len = 0; x->d86_rmindex = -1; x->d86_error = 0; #ifdef DIS_TEXT x->d86_numopnds = 0; x->d86_seg_prefix = NULL; x->d86_mneu[0] = 0; for (i = 0; i < 3; ++i) { x->d86_opnd[i].d86_opnd[0] = 0; x->d86_opnd[i].d86_prefix[0] = 0; x->d86_opnd[i].d86_value_size = 0; x->d86_opnd[i].d86_value = 0; x->d86_opnd[i].d86_mode = MODE_NONE; } #endif x->d86_error = 0; x->d86_memsize = 0; if (cpu_mode == SIZE16) { opnd_size = SIZE16; addr_size = SIZE16; } else if (cpu_mode == SIZE32) { opnd_size = SIZE32; addr_size = SIZE32; } else { opnd_size = SIZE32; addr_size = SIZE64; } /* * Get one opcode byte and check for zero padding that follows * jump tables. */ if (dtrace_get_opcode(x, &opcode1, &opcode2) != 0) goto error; if (opcode1 == 0 && opcode2 == 0 && x->d86_check_func != NULL && x->d86_check_func(x->d86_data)) { #ifdef DIS_TEXT (void) strncpy(x->d86_mneu, ".byte\t0", OPLEN); #endif goto done; } /* * Gather up legacy x86 prefix bytes. */ for (;;) { uint_t *which_prefix = NULL; dp = &dis_distable[opcode1][opcode2]; switch (dp->it_adrmode) { case PREFIX: which_prefix = &rep_prefix; break; case LOCK: which_prefix = &lock_prefix; break; case OVERRIDE: which_prefix = &segment_prefix; #ifdef DIS_TEXT x->d86_seg_prefix = (char *)dp->it_name; #endif if (dp->it_invalid64 && cpu_mode == SIZE64) goto error; break; case AM: which_prefix = &addr_size_prefix; break; case DM: which_prefix = &opnd_size_prefix; break; } if (which_prefix == NULL) break; *which_prefix = (opcode1 << 4) | opcode2; if (dtrace_get_opcode(x, &opcode1, &opcode2) != 0) goto error; } /* * Handle amd64 mode PREFIX values. * Some of the segment prefixes are no-ops. (only FS/GS actually work) * We might have a REX prefix (opcodes 0x40-0x4f) */ if (cpu_mode == SIZE64) { if (segment_prefix != 0x64 && segment_prefix != 0x65) segment_prefix = 0; if (opcode1 == 0x4) { rex_prefix = (opcode1 << 4) | opcode2; if (dtrace_get_opcode(x, &opcode1, &opcode2) != 0) goto error; dp = &dis_distable[opcode1][opcode2]; } } /* * Deal with selection of operand and address size now. * Note that the REX.W bit being set causes opnd_size_prefix to be * ignored. */ if (cpu_mode == SIZE64) { if (rex_prefix & 0x08) opnd_size = SIZE64; else if (opnd_size_prefix) opnd_size = SIZE16; if (addr_size_prefix) addr_size = SIZE32; } else if (cpu_mode == SIZE32) { if (opnd_size_prefix) opnd_size = SIZE16; if (addr_size_prefix) addr_size = SIZE16; } else { if (opnd_size_prefix) opnd_size = SIZE32; if (addr_size_prefix) addr_size = SIZE32; } /* * The pause instruction - a repz'd nop. This doesn't fit * with any of the other prefix goop added for SSE, so we'll * special-case it here. */ if (rep_prefix == 0xf3 && opcode1 == 0x9 && opcode2 == 0x0) { rep_prefix = 0; dp = &dis_opPause; } /* * Some 386 instructions have 2 bytes of opcode before the mod_r/m * byte so we may need to perform a table indirection. */ if (dp->it_indirect == dis_op0F[0]) { if (dtrace_get_opcode(x, &opcode4, &opcode5) != 0) goto error; opcode_bytes = 2; if (opcode4 == 0x7 && opcode5 >= 0x1 && opcode5 <= 0x3) { uint_t subcode; if (dtrace_get_opcode(x, &opcode6, &opcode7) != 0) goto error; opcode_bytes = 3; subcode = ((opcode6 & 0x3) << 1) | ((opcode7 & 0x8) >> 3); dp = &dis_op0F7123[opcode5][subcode]; } else if ((opcode4 == 0xc) && (opcode5 >= 0x8)) { dp = &dis_op0FC8[0]; } else { dp = &dis_op0F[opcode4][opcode5]; } } /* * If still not at a TERM decode entry, then a ModRM byte * exists and its fields further decode the instruction. */ x->d86_got_modrm = 0; if (dp->it_indirect != TERM) { dtrace_get_modrm(x, &mode, &opcode3, &r_m); if (x->d86_error) goto error; reg = opcode3; /* * decode 287 instructions (D8-DF) from opcodeN */ if (opcode1 == 0xD && opcode2 >= 0x8) { if (opcode2 == 0xB && mode == 0x3 && opcode3 == 4) dp = &dis_opFP5[r_m]; else if (opcode2 == 0xA && mode == 0x3 && opcode3 < 4) dp = &dis_opFP7[opcode3]; else if (opcode2 == 0xB && mode == 0x3) dp = &dis_opFP6[opcode3]; else if (opcode2 == 0x9 && mode == 0x3 && opcode3 >= 4) dp = &dis_opFP4[opcode3 - 4][r_m]; else if (mode == 0x3) dp = &dis_opFP3[opcode2 - 8][opcode3]; else dp = &dis_opFP1n2[opcode2 - 8][opcode3]; } else { dp = dp->it_indirect + opcode3; } } /* * In amd64 bit mode, ARPL opcode is changed to MOVSXD * (sign extend 32bit to 64 bit) */ if (cpu_mode == SIZE64 && opcode1 == 0x6 && opcode2 == 0x3) dp = &dis_opMOVSLD; /* * at this point we should have a correct (or invalid) opcode */ if ((cpu_mode == SIZE64 && dp->it_invalid64) || (cpu_mode != SIZE64 && dp->it_invalid32)) goto error; if (dp->it_indirect != TERM) goto error; /* * deal with MMX/SSE opcodes which are changed by prefixes */ switch (dp->it_adrmode) { case MMO: case MMOIMPL: case MMO3P: case MMOM3: case MMOMS: case MMOPM: case MMOPRM: case MMOS: case XMMO: case XMMOM: case XMMOMS: case XMMOPM: case XMMOS: case XMMOMX: case XMMOX3: case XMMOXMM: /* * This is horrible. Some SIMD instructions take the * form 0x0F 0x?? ..., which is easily decoded using the * existing tables. Other SIMD instructions use various * prefix bytes to overload existing instructions. For * Example, addps is F0, 58, whereas addss is F3 (repz), * F0, 58. Presumably someone got a raise for this. * * If we see one of the instructions which can be * modified in this way (if we've got one of the SIMDO* * address modes), we'll check to see if the last prefix * was a repz. If it was, we strip the prefix from the * mnemonic, and we indirect using the dis_opSIMDrepz * table. */ /* * Calculate our offset in dis_op0F */ if ((uintptr_t)dp - (uintptr_t)dis_op0F > sizeof (dis_op0F)) goto error; off = ((uintptr_t)dp - (uintptr_t)dis_op0F) / sizeof (instable_t); /* * Rewrite if this instruction used one of the magic prefixes. */ if (rep_prefix) { if (rep_prefix == 0xf2) dp = &dis_opSIMDrepnz[off]; else dp = &dis_opSIMDrepz[off]; rep_prefix = 0; } else if (opnd_size_prefix) { dp = &dis_opSIMDdata16[off]; opnd_size_prefix = 0; if (opnd_size == SIZE16) opnd_size = SIZE32; } break; case MMOSH: /* * As with the "normal" SIMD instructions, the MMX * shuffle instructions are overloaded. These * instructions, however, are special in that they use * an extra byte, and thus an extra table. As of this * writing, they only use the opnd_size prefix. */ /* * Calculate our offset in dis_op0F7123 */ if ((uintptr_t)dp - (uintptr_t)dis_op0F7123 > sizeof (dis_op0F7123)) goto error; if (opnd_size_prefix) { off = ((uintptr_t)dp - (uintptr_t)dis_op0F7123) / sizeof (instable_t); dp = &dis_opSIMD7123[off]; opnd_size_prefix = 0; if (opnd_size == SIZE16) opnd_size = SIZE32; } break; } /* * In 64 bit mode, some opcodes automatically use opnd_size == SIZE64. */ if (cpu_mode == SIZE64) if (dp->it_always64 || (opnd_size == SIZE32 && dp->it_stackop)) opnd_size = SIZE64; #ifdef DIS_TEXT /* * At this point most instructions can format the opcode mnemonic * including the prefixes. */ if (lock_prefix) (void) strlcat(x->d86_mneu, "lock ", OPLEN); if (rep_prefix == 0xf2) (void) strlcat(x->d86_mneu, "repnz ", OPLEN); else if (rep_prefix == 0xf3) (void) strlcat(x->d86_mneu, "repz ", OPLEN); if (cpu_mode == SIZE64 && addr_size_prefix) (void) strlcat(x->d86_mneu, "addr32 ", OPLEN); if (dp->it_adrmode != CBW && dp->it_adrmode != CWD && dp->it_adrmode != XMMSFNC) { if (strcmp(dp->it_name, "INVALID") == 0) goto error; (void) strlcat(x->d86_mneu, dp->it_name, OPLEN); if (dp->it_suffix) { char *types[] = {"", "w", "l", "q"}; if (opcode_bytes == 2 && opcode4 == 4) { /* It's a cmovx.yy. Replace the suffix x */ for (i = 5; i < OPLEN; i++) { if (x->d86_mneu[i] == '.') break; } x->d86_mneu[i - 1] = *types[opnd_size]; } else { (void) strlcat(x->d86_mneu, types[opnd_size], OPLEN); } } } #endif /* * Process operands based on the addressing modes. */ x->d86_mode = cpu_mode; x->d86_rex_prefix = rex_prefix; x->d86_opnd_size = opnd_size; x->d86_addr_size = addr_size; vbit = 0; /* initialize for mem/reg -> reg */ switch (dp->it_adrmode) { /* * amd64 instruction to sign extend 32 bit reg/mem operands * into 64 bit register values */ case MOVSXZ: #ifdef DIS_TEXT if (rex_prefix == 0) (void) strncpy(x->d86_mneu, "movzld", OPLEN); #endif dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); x->d86_opnd_size = SIZE64; dtrace_get_operand(x, REG_ONLY, reg, LONG_OPND, 1); x->d86_opnd_size = opnd_size = SIZE32; wbit = LONG_OPND; dtrace_get_operand(x, mode, r_m, wbit, 0); break; /* * movsbl movsbw movsbq (0x0FBE) or movswl movswq (0x0FBF) * movzbl movzbw movzbq (0x0FB6) or mobzwl movzwq (0x0FB7) * wbit lives in 2nd byte, note that operands * are different sized */ case MOVZ: if (rex_prefix & REX_W) { /* target register size = 64 bit */ x->d86_mneu[5] = 'q'; } dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, REG_ONLY, reg, LONG_OPND, 1); x->d86_opnd_size = opnd_size = SIZE16; wbit = WBIT(opcode5); dtrace_get_operand(x, mode, r_m, wbit, 0); break; /* * imul instruction, with either 8-bit or longer immediate * opcode 0x6B for byte, sign-extended displacement, 0x69 for word(s) */ case IMUL: wbit = LONG_OPND; THREEOPERAND(x, mode, reg, r_m, rex_prefix, wbit, LONG_OPND, OPSIZE(opnd_size, opcode2 == 0x9)); break; /* memory or register operand to register, with 'w' bit */ case MRw: wbit = WBIT(opcode2); STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 0); break; /* register to memory or register operand, with 'w' bit */ /* arpl happens to fit here also because it is odd */ case RMw: if (opcode_bytes == 2) wbit = WBIT(opcode5); else wbit = WBIT(opcode2); STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 1); break; /* xaddb instruction */ case XADDB: wbit = 0; STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 1); break; /* MMX register to memory or register operand */ case MMS: case MMOS: #ifdef DIS_TEXT wbit = strcmp(dp->it_name, "movd") ? MM_OPND : LONG_OPND; #else wbit = LONG_OPND; #endif MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, MM_OPND, 1); break; /* MMX register to memory */ case MMOMS: dtrace_get_modrm(x, &mode, ®, &r_m); if (mode == REG_ONLY) goto error; wbit = MM_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, MM_OPND, 1); break; /* Double shift. Has immediate operand specifying the shift. */ case DSHIFT: wbit = LONG_OPND; dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 2); dtrace_get_operand(x, REG_ONLY, reg, LONG_OPND, 1); dtrace_imm_opnd(x, wbit, 1, 0); break; /* * Double shift. With no immediate operand, specifies using %cl. */ case DSHIFTcl: wbit = LONG_OPND; STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 1); break; /* immediate to memory or register operand */ case IMlw: wbit = WBIT(opcode2); dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 1); /* * Have long immediate for opcode 0x81, but not 0x80 nor 0x83 */ dtrace_imm_opnd(x, wbit, OPSIZE(opnd_size, opcode2 == 1), 0); break; /* immediate to memory or register operand with the */ /* 'w' bit present */ case IMw: wbit = WBIT(opcode2); dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 1); dtrace_imm_opnd(x, wbit, OPSIZE(opnd_size, wbit), 0); break; /* immediate to register with register in low 3 bits */ /* of op code */ case IR: /* w-bit here (with regs) is bit 3 */ wbit = opcode2 >>3 & 0x1; reg = REGNO(opcode2); dtrace_rex_adjust(rex_prefix, mode, ®, NULL); mode = REG_ONLY; r_m = reg; dtrace_get_operand(x, mode, r_m, wbit, 1); dtrace_imm_opnd(x, wbit, OPSIZE64(opnd_size, wbit), 0); break; /* MMX immediate shift of register */ case MMSH: case MMOSH: wbit = MM_OPND; goto mm_shift; /* in next case */ /* SIMD immediate shift of register */ case XMMSH: wbit = XMM_OPND; mm_shift: reg = REGNO(opcode7); dtrace_rex_adjust(rex_prefix, mode, ®, NULL); dtrace_get_operand(x, REG_ONLY, reg, wbit, 1); dtrace_imm_opnd(x, wbit, 1, 0); NOMEM; break; /* accumulator to memory operand */ case AO: vbit = 1; /*FALLTHROUGH*/ /* memory operand to accumulator */ case OA: wbit = WBIT(opcode2); dtrace_get_operand(x, REG_ONLY, EAX_REGNO, wbit, 1 - vbit); dtrace_imm_opnd(x, wbit, OPSIZE64(addr_size, LONG_OPND), vbit); #ifdef DIS_TEXT x->d86_opnd[vbit].d86_mode = MODE_OFFSET; #endif break; /* segment register to memory or register operand */ case SM: vbit = 1; /*FALLTHROUGH*/ /* memory or register operand to segment register */ case MS: dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, LONG_OPND, vbit); dtrace_get_operand(x, REG_ONLY, reg, SEG_OPND, 1 - vbit); break; /* * rotate or shift instructions, which may shift by 1 or * consult the cl register, depending on the 'v' bit */ case Mv: vbit = VBIT(opcode2); wbit = WBIT(opcode2); dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 1); #ifdef DIS_TEXT if (vbit) { (void) strlcat(x->d86_opnd[0].d86_opnd, "%cl", OPLEN); } else { x->d86_opnd[0].d86_mode = MODE_SIGNED; x->d86_opnd[0].d86_value_size = 1; x->d86_opnd[0].d86_value = 1; } #endif break; /* * immediate rotate or shift instructions */ case MvI: wbit = WBIT(opcode2); normal_imm_mem: dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 1); dtrace_imm_opnd(x, wbit, 1, 0); break; /* bit test instructions */ case MIb: wbit = LONG_OPND; goto normal_imm_mem; /* single memory or register operand with 'w' bit present */ case Mw: wbit = WBIT(opcode2); just_mem: dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 0); break; case SWAPGS: if (cpu_mode == SIZE64 && mode == 3 && r_m == 0) { #ifdef DIS_TEXT (void) strncpy(x->d86_mneu, "swapgs", OPLEN); #endif NOMEM; break; } /*FALLTHROUGH*/ /* prefetch instruction - memory operand, but no memory acess */ case PREF: NOMEM; /*FALLTHROUGH*/ /* single memory or register operand */ case M: wbit = LONG_OPND; goto just_mem; /* single memory or register byte operand */ case Mb: wbit = BYTE_OPND; goto just_mem; case MO: /* Similar to M, but only memory (no direct registers) */ wbit = LONG_OPND; dtrace_get_modrm(x, &mode, ®, &r_m); if (mode == 3) goto error; dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 0); break; /* move special register to register or reverse if vbit */ case SREG: switch (opcode5) { case 2: vbit = 1; /*FALLTHROUGH*/ case 0: wbit = CONTROL_OPND; break; case 3: vbit = 1; /*FALLTHROUGH*/ case 1: wbit = DEBUG_OPND; break; case 6: vbit = 1; /*FALLTHROUGH*/ case 4: wbit = TEST_OPND; break; } dtrace_get_modrm(x, &mode, ®, &r_m); dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, REG_ONLY, reg, wbit, vbit); dtrace_get_operand(x, REG_ONLY, r_m, LONG_OPND, 1 - vbit); NOMEM; break; /* * single register operand with register in the low 3 * bits of op code */ case R: if (opcode_bytes == 2) reg = REGNO(opcode5); else reg = REGNO(opcode2); dtrace_rex_adjust(rex_prefix, mode, ®, NULL); dtrace_get_operand(x, REG_ONLY, reg, LONG_OPND, 0); NOMEM; break; /* * register to accumulator with register in the low 3 * bits of op code, xchg instructions */ case RA: NOMEM; reg = REGNO(opcode2); dtrace_rex_adjust(rex_prefix, mode, ®, NULL); dtrace_get_operand(x, REG_ONLY, reg, LONG_OPND, 0); dtrace_get_operand(x, REG_ONLY, EAX_REGNO, LONG_OPND, 1); break; /* * single segment register operand, with register in * bits 3-4 of op code byte */ case SEG: NOMEM; reg = (x->d86_bytes[x->d86_len - 1] >> 3) & 0x3; dtrace_get_operand(x, REG_ONLY, reg, SEG_OPND, 0); break; /* * single segment register operand, with register in * bits 3-5 of op code */ case LSEG: NOMEM; /* long seg reg from opcode */ reg = (x->d86_bytes[x->d86_len - 1] >> 3) & 0x7; dtrace_get_operand(x, REG_ONLY, reg, SEG_OPND, 0); break; /* memory or register operand to register */ case MR: wbit = LONG_OPND; STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 0); break; case RM: wbit = LONG_OPND; STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 1); break; /* MMX/SIMD-Int memory or mm reg to mm reg */ case MM: case MMO: #ifdef DIS_TEXT wbit = strcmp(dp->it_name, "movd") ? MM_OPND : LONG_OPND; #else wbit = LONG_OPND; #endif MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, MM_OPND, 0); break; case MMOIMPL: #ifdef DIS_TEXT wbit = strcmp(dp->it_name, "movd") ? MM_OPND : LONG_OPND; #else wbit = LONG_OPND; #endif dtrace_get_modrm(x, &mode, ®, &r_m); if (mode != REG_ONLY) goto error; dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 0); dtrace_get_operand(x, REG_ONLY, reg, MM_OPND, 1); mode = 0; /* change for memory access size... */ break; /* MMX/SIMD-Int and SIMD-FP predicated mm reg to r32 */ case MMO3P: wbit = MM_OPND; goto xmm3p; case XMM3P: wbit = XMM_OPND; xmm3p: dtrace_get_modrm(x, &mode, ®, &r_m); if (mode != REG_ONLY) goto error; THREEOPERAND(x, mode, reg, r_m, rex_prefix, wbit, LONG_OPND, 1); NOMEM; break; /* MMX/SIMD-Int predicated r32/mem to mm reg */ case MMOPRM: wbit = LONG_OPND; w2 = MM_OPND; goto xmmprm; case XMMPRM: wbit = LONG_OPND; w2 = XMM_OPND; xmmprm: THREEOPERAND(x, mode, reg, r_m, rex_prefix, wbit, w2, 1); break; /* MMX/SIMD-Int predicated mm/mem to mm reg */ case MMOPM: wbit = w2 = MM_OPND; goto xmmprm; /* MMX/SIMD-Int mm reg to r32 */ case MMOM3: NOMEM; dtrace_get_modrm(x, &mode, ®, &r_m); if (mode != REG_ONLY) goto error; wbit = MM_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, LONG_OPND, 0); break; /* SIMD memory or xmm reg operand to xmm reg */ case XMM: case XMMO: case XMMXIMPL: wbit = XMM_OPND; STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, 0); if (dp->it_adrmode == XMMXIMPL && mode != REG_ONLY) goto error; #ifdef DIS_TEXT /* * movlps and movhlps share opcodes. They differ in the * addressing modes allowed for their operands. * movhps and movlhps behave similarly. */ if (mode == REG_ONLY) { if (strcmp(dp->it_name, "movlps") == 0) (void) strncpy(x->d86_mneu, "movhlps", OPLEN); else if (strcmp(dp->it_name, "movhps") == 0) (void) strncpy(x->d86_mneu, "movlhps", OPLEN); } #endif if (dp->it_adrmode == XMMXIMPL) mode = 0; /* change for memory access size... */ break; /* SIMD xmm reg to memory or xmm reg */ case XMMS: case XMMOS: case XMMMS: case XMMOMS: dtrace_get_modrm(x, &mode, ®, &r_m); #ifdef DIS_TEXT if ((strcmp(dp->it_name, "movlps") == 0 || strcmp(dp->it_name, "movhps") == 0 || strcmp(dp->it_name, "movntps") == 0) && mode == REG_ONLY) goto error; #endif wbit = XMM_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, XMM_OPND, 1); break; /* SIMD memory to xmm reg */ case XMMM: case XMMOM: wbit = XMM_OPND; dtrace_get_modrm(x, &mode, ®, &r_m); #ifdef DIS_TEXT if (mode == REG_ONLY) { if (strcmp(dp->it_name, "movhps") == 0) (void) strncpy(x->d86_mneu, "movlhps", OPLEN); else goto error; } #endif MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, XMM_OPND, 0); break; /* SIMD memory or r32 to xmm reg */ case XMM3MX: wbit = LONG_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, XMM_OPND, 0); break; case XMM3MXS: wbit = LONG_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, XMM_OPND, 1); break; /* SIMD memory or mm reg to xmm reg */ case XMMOMX: /* SIMD mm to xmm */ case XMMMX: wbit = MM_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, XMM_OPND, 0); break; /* SIMD memory or xmm reg to mm reg */ case XMMXMM: case XMMOXMM: case XMMXM: wbit = XMM_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, MM_OPND, 0); break; /* SIMD memory or xmm reg to r32 */ case XMMXM3: wbit = XMM_OPND; MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, LONG_OPND, 0); break; /* SIMD xmm to r32 */ case XMMX3: case XMMOX3: dtrace_get_modrm(x, &mode, ®, &r_m); if (mode != REG_ONLY) goto error; dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, mode, r_m, XMM_OPND, 0); dtrace_get_operand(x, REG_ONLY, reg, LONG_OPND, 1); NOMEM; break; /* SIMD predicated memory or xmm reg with/to xmm reg */ case XMMP: case XMMOPM: wbit = XMM_OPND; THREEOPERAND(x, mode, reg, r_m, rex_prefix, wbit, XMM_OPND, 1); #ifdef DIS_TEXT /* * cmpps and cmpss vary their instruction name based * on the value of imm8. Other XMMP instructions, * such as shufps, require explicit specification of * the predicate. */ if (dp->it_name[0] == 'c' && dp->it_name[1] == 'm' && dp->it_name[2] == 'p' && strlen(dp->it_name) == 5) { uchar_t pred = x->d86_opnd[0].d86_value & 0xff; if (pred >= (sizeof (dis_PREDSUFFIX) / sizeof (char *))) goto error; (void) strncpy(x->d86_mneu, "cmp", OPLEN); (void) strlcat(x->d86_mneu, dis_PREDSUFFIX[pred], OPLEN); (void) strlcat(x->d86_mneu, dp->it_name + strlen(dp->it_name) - 2, OPLEN); x->d86_opnd[0] = x->d86_opnd[1]; x->d86_opnd[1] = x->d86_opnd[2]; x->d86_numopnds = 2; } #endif break; /* immediate operand to accumulator */ case IA: wbit = WBIT(opcode2); dtrace_get_operand(x, REG_ONLY, EAX_REGNO, wbit, 1); dtrace_imm_opnd(x, wbit, OPSIZE(opnd_size, wbit), 0); NOMEM; break; /* memory or register operand to accumulator */ case MA: wbit = WBIT(opcode2); dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, wbit, 0); break; /* si register to di register used to reference memory */ case SD: #ifdef DIS_TEXT dtrace_check_override(x, 0); x->d86_numopnds = 2; if (addr_size == SIZE64) { (void) strlcat(x->d86_opnd[0].d86_opnd, "(%rsi)", OPLEN); (void) strlcat(x->d86_opnd[1].d86_opnd, "(%rdi)", OPLEN); } else if (addr_size == SIZE32) { (void) strlcat(x->d86_opnd[0].d86_opnd, "(%esi)", OPLEN); (void) strlcat(x->d86_opnd[1].d86_opnd, "(%edi)", OPLEN); } else { (void) strlcat(x->d86_opnd[0].d86_opnd, "(%si)", OPLEN); (void) strlcat(x->d86_opnd[1].d86_opnd, "(%di)", OPLEN); } #endif wbit = LONG_OPND; break; /* accumulator to di register */ case AD: wbit = WBIT(opcode2); #ifdef DIS_TEXT dtrace_check_override(x, 1); x->d86_numopnds = 2; dtrace_get_operand(x, REG_ONLY, EAX_REGNO, wbit, 0); if (addr_size == SIZE64) (void) strlcat(x->d86_opnd[1].d86_opnd, "(%rdi)", OPLEN); else if (addr_size == SIZE32) (void) strlcat(x->d86_opnd[1].d86_opnd, "(%edi)", OPLEN); else (void) strlcat(x->d86_opnd[1].d86_opnd, "(%di)", OPLEN); #endif break; /* si register to accumulator */ case SA: wbit = WBIT(opcode2); #ifdef DIS_TEXT dtrace_check_override(x, 0); x->d86_numopnds = 2; if (addr_size == SIZE64) (void) strlcat(x->d86_opnd[0].d86_opnd, "(%rsi)", OPLEN); else if (addr_size == SIZE32) (void) strlcat(x->d86_opnd[0].d86_opnd, "(%esi)", OPLEN); else (void) strlcat(x->d86_opnd[0].d86_opnd, "(%si)", OPLEN); dtrace_get_operand(x, REG_ONLY, EAX_REGNO, wbit, 1); #endif break; /* * single operand, a 16/32 bit displacement */ case D: wbit = LONG_OPND; dtrace_disp_opnd(x, wbit, OPSIZE(opnd_size, LONG_OPND), 0); NOMEM; break; /* jmp/call indirect to memory or register operand */ case INM: #ifdef DIS_TEXT (void) strlcat(x->d86_opnd[0].d86_prefix, "*", OPLEN); #endif dtrace_rex_adjust(rex_prefix, mode, NULL, &r_m); dtrace_get_operand(x, mode, r_m, LONG_OPND, 0); wbit = LONG_OPND; break; /* * for long jumps and long calls -- a new code segment * register and an offset in IP -- stored in object * code in reverse order. Note - not valid in amd64 */ case SO: dtrace_check_override(x, 1); wbit = LONG_OPND; dtrace_imm_opnd(x, wbit, OPSIZE(opnd_size, LONG_OPND), 1); #ifdef DIS_TEXT x->d86_opnd[1].d86_mode = MODE_SIGNED; #endif /* will now get segment operand */ dtrace_imm_opnd(x, wbit, 2, 0); break; /* * jmp/call. single operand, 8 bit displacement. * added to current EIP in 'compofff' */ case BD: dtrace_disp_opnd(x, BYTE_OPND, 1, 0); NOMEM; break; /* single 32/16 bit immediate operand */ case I: wbit = LONG_OPND; dtrace_imm_opnd(x, wbit, OPSIZE(opnd_size, LONG_OPND), 0); break; /* single 8 bit immediate operand */ case Ib: wbit = LONG_OPND; dtrace_imm_opnd(x, wbit, 1, 0); break; case ENTER: wbit = LONG_OPND; dtrace_imm_opnd(x, wbit, 2, 0); dtrace_imm_opnd(x, wbit, 1, 1); switch (opnd_size) { case SIZE64: x->d86_memsize = (x->d86_opnd[1].d86_value + 1) * 8; break; case SIZE32: x->d86_memsize = (x->d86_opnd[1].d86_value + 1) * 4; break; case SIZE16: x->d86_memsize = (x->d86_opnd[1].d86_value + 1) * 2; break; } break; /* 16-bit immediate operand */ case RET: wbit = LONG_OPND; dtrace_imm_opnd(x, wbit, 2, 0); break; /* single 8 bit port operand */ case P: dtrace_check_override(x, 0); dtrace_imm_opnd(x, BYTE_OPND, 1, 0); NOMEM; break; /* single operand, dx register (variable port instruction) */ case V: x->d86_numopnds = 1; dtrace_check_override(x, 0); #ifdef DIS_TEXT (void) strlcat(x->d86_opnd[0].d86_opnd, "(%dx)", OPLEN); #endif NOMEM; break; /* * The int instruction, which has two forms: * int 3 (breakpoint) or * int n, where n is indicated in the subsequent * byte (format Ib). The int 3 instruction (opcode 0xCC), * where, although the 3 looks like an operand, * it is implied by the opcode. It must be converted * to the correct base and output. */ case INT3: #ifdef DIS_TEXT x->d86_numopnds = 1; x->d86_opnd[0].d86_mode = MODE_SIGNED; x->d86_opnd[0].d86_value_size = 1; x->d86_opnd[0].d86_value = 3; #endif NOMEM; break; /* single 8 bit immediate operand */ case INTx: dtrace_imm_opnd(x, BYTE_OPND, 1, 0); NOMEM; break; /* an unused byte must be discarded */ case U: if (x->d86_get_byte(x->d86_data) < 0) goto error; x->d86_len++; NOMEM; break; case CBW: #ifdef DIS_TEXT if (opnd_size == SIZE16) (void) strlcat(x->d86_mneu, "cbtw", OPLEN); else if (opnd_size == SIZE32) (void) strlcat(x->d86_mneu, "cwtl", OPLEN); else (void) strlcat(x->d86_mneu, "cltq", OPLEN); #endif wbit = LONG_OPND; NOMEM; break; case CWD: #ifdef DIS_TEXT if (opnd_size == SIZE16) (void) strlcat(x->d86_mneu, "cwtd", OPLEN); else if (opnd_size == SIZE32) (void) strlcat(x->d86_mneu, "cltd", OPLEN); else (void) strlcat(x->d86_mneu, "cqtd", OPLEN); #endif wbit = LONG_OPND; NOMEM; break; case XMMSFNC: /* * sfence is sfence if mode is REG_ONLY. If mode isn't * REG_ONLY, mnemonic should be 'clflush'. */ dtrace_get_modrm(x, &mode, ®, &r_m); /* sfence doesn't take operands */ #ifdef DIS_TEXT if (mode == REG_ONLY) { (void) strlcat(x->d86_mneu, "sfence", OPLEN); } else { (void) strlcat(x->d86_mneu, "clflush", OPLEN); dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, mode, r_m, BYTE_OPND, 0); NOMEM; } #else if (mode != REG_ONLY) { dtrace_rex_adjust(rex_prefix, mode, ®, &r_m); dtrace_get_operand(x, mode, r_m, BYTE_OPND, 0); NOMEM; } #endif break; /* * no disassembly, the mnemonic was all there was so go on */ case NORM: if (dp->it_invalid32 && cpu_mode != SIZE64) goto error; NOMEM; /*FALLTHROUGH*/ case IMPLMEM: break; case XMMFENCE: /* * Only the following exact byte sequences are allowed: * * 0f ae e8 lfence * 0f ae f0 mfence */ if ((uint8_t)x->d86_bytes[x->d86_len - 1] != 0xe8 && (uint8_t)x->d86_bytes[x->d86_len - 1] != 0xf0) goto error; break; /* float reg */ case F: #ifdef DIS_TEXT x->d86_numopnds = 1; (void) strlcat(x->d86_opnd[0].d86_opnd, "%st(X)", OPLEN); x->d86_opnd[0].d86_opnd[4] = r_m + '0'; #endif NOMEM; break; /* float reg to float reg, with ret bit present */ case FF: vbit = opcode2 >> 2 & 0x1; /* vbit = 1: st -> st(i) */ /*FALLTHROUGH*/ case FFC: /* case for vbit always = 0 */ #ifdef DIS_TEXT x->d86_numopnds = 2; (void) strlcat(x->d86_opnd[1 - vbit].d86_opnd, "%st", OPLEN); (void) strlcat(x->d86_opnd[vbit].d86_opnd, "%st(X)", OPLEN); x->d86_opnd[vbit].d86_opnd[4] = r_m + '0'; #endif NOMEM; break; /* an invalid op code */ case AM: case DM: case OVERRIDE: case PREFIX: case UNKNOWN: NOMEM; default: goto error; } /* end switch */ if (x->d86_error) goto error; done: #ifdef DIS_MEM /* * compute the size of any memory accessed by the instruction */ if (x->d86_memsize != 0) { return (0); } else if (dp->it_stackop) { switch (opnd_size) { case SIZE16: x->d86_memsize = 2; break; case SIZE32: x->d86_memsize = 4; break; case SIZE64: x->d86_memsize = 8; break; } } else if (nomem || mode == REG_ONLY) { x->d86_memsize = 0; } else if (dp->it_size != 0) { /* * In 64 bit mode descriptor table entries * go up to 10 bytes and popf/pushf are always 8 bytes */ if (x->d86_mode == SIZE64 && dp->it_size == 6) x->d86_memsize = 10; else if (x->d86_mode == SIZE64 && opcode1 == 0x9 && (opcode2 == 0xc || opcode2 == 0xd)) x->d86_memsize = 8; else x->d86_memsize = dp->it_size; } else if (wbit == 0) { x->d86_memsize = 1; } else if (wbit == LONG_OPND) { if (opnd_size == SIZE64) x->d86_memsize = 8; else if (opnd_size == SIZE32) x->d86_memsize = 4; else x->d86_memsize = 2; } else if (wbit == SEG_OPND) { x->d86_memsize = 4; } else { x->d86_memsize = 8; } #endif return (0); error: #ifdef DIS_TEXT (void) strlcat(x->d86_mneu, "undef", OPLEN); #endif return (1); } #ifdef DIS_TEXT /* * Some instructions should have immediate operands printed * as unsigned integers. We compare against this table. */ static char *unsigned_ops[] = { "or", "and", "xor", "test", "in", "out", "lcall", "ljmp", "rcr", "rcl", "ror", "rol", "shl", "shr", "sal", "psr", "psl", 0 }; static int isunsigned_op(char *opcode) { char *where; int i; int is_unsigned = 0; /* * Work back to start of last mnemonic, since we may have * prefixes on some opcodes. */ where = opcode + strlen(opcode) - 1; while (where > opcode && *where != ' ') --where; if (*where == ' ') ++where; for (i = 0; unsigned_ops[i]; ++i) { if (strncmp(where, unsigned_ops[i], strlen(unsigned_ops[i]))) continue; is_unsigned = 1; break; } return (is_unsigned); } /* ARGSUSED */ void dtrace_disx86_str(dis86_t *dis, uint_t mode, uintptr_t pc, char *buf, size_t buflen) { int i; dis->d86_sprintf_func(buf, buflen, "%-6s ", dis->d86_mneu); /* * For PC-relative jumps, the pc is really the next pc after executing * this instruction, so increment it appropriately. */ pc += dis->d86_len; for (i = 0; i < dis->d86_numopnds; i++) { d86opnd_t *op = &dis->d86_opnd[i]; int64_t sv; uint64_t mask; if (i != 0) (void) strlcat(buf, ",", buflen); (void) strlcat(buf, op->d86_prefix, buflen); sv = op->d86_value; switch (op->d86_mode) { case MODE_NONE: (void) strlcat(buf, op->d86_opnd, buflen); break; case MODE_SIGNED: case MODE_IMPLIED: case MODE_OFFSET: if (dis->d86_seg_prefix) (void) strlcat(buf, dis->d86_seg_prefix, buflen); switch (op->d86_value_size) { case 1: sv = (int8_t)sv; mask = 0xff; break; case 2: sv = (int16_t)sv; mask = 0xffff; break; case 4: sv = (int32_t)sv; mask = 0xffffffff; break; case 8: mask = 0xffffffffffffffffULL; break; } if (op->d86_mode == MODE_SIGNED || op->d86_mode == MODE_IMPLIED) (void) strlcat(buf, "$", buflen); if (sv < 0 && sv > -0xffff && !isunsigned_op(dis->d86_mneu)) { dis->d86_sprintf_func(buf + strlen(buf), buflen - strlen(buf), (dis->d86_flags & DIS_OP_OCTAL) ? "-0%llo" : "-0x%llx", -sv & mask); } else { dis->d86_sprintf_func(buf + strlen(buf), buflen - strlen(buf), (dis->d86_flags & DIS_OP_OCTAL) ? "0%llo" : "0x%llx", sv & mask); } (void) strlcat(buf, op->d86_opnd, buflen); break; case MODE_IPREL: switch (op->d86_value_size) { case 1: sv = (int8_t)sv; break; case 2: sv = (int16_t)sv; break; case 4: sv = (int32_t)sv; break; } if (sv < 0) dis->d86_sprintf_func(buf + strlen(buf), buflen - strlen(buf), (dis->d86_flags & DIS_OP_OCTAL) ? "-0%llo" : "-0x%llx", -sv - dis->d86_len); else dis->d86_sprintf_func(buf + strlen(buf), buflen - strlen(buf), (dis->d86_flags & DIS_OP_OCTAL) ? "+0%llo" : "+0x%llx", sv + dis->d86_len); (void) strlcat(buf, "\t<", buflen); if (dis->d86_sym_lookup == NULL || dis->d86_sym_lookup(dis->d86_data, pc + sv, buf + strlen(buf), buflen - strlen(buf)) != 0) dis->d86_sprintf_func(buf + strlen(buf), buflen - strlen(buf), (dis->d86_flags & DIS_OP_OCTAL) ? "0%llo" : "0x%llx", pc + sv); (void) strlcat(buf, ">", buflen); break; } } } #endif /* DIS_TEXT */