1 /******************************************************************************
3 Copyright (c) 2001-2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ******************************************************************************/
40 #include <sys/param.h>
41 #include <sys/systm.h>
42 #ifndef IXGBE_LEGACY_TX
43 #include <sys/buf_ring.h>
46 #include <sys/protosw.h>
47 #include <sys/socket.h>
48 #include <sys/malloc.h>
49 #include <sys/kernel.h>
50 #include <sys/module.h>
51 #include <sys/sockio.h>
52 #include <sys/eventhandler.h>
55 #include <net/if_var.h>
56 #include <net/if_arp.h>
58 #include <net/ethernet.h>
59 #include <net/if_dl.h>
60 #include <net/if_media.h>
63 #include <net/if_types.h>
64 #include <net/if_vlan_var.h>
66 #include <netinet/in_systm.h>
67 #include <netinet/in.h>
68 #include <netinet/if_ether.h>
69 #include <netinet/ip.h>
70 #include <netinet/ip6.h>
71 #include <netinet/tcp.h>
72 #include <netinet/tcp_lro.h>
73 #include <netinet/udp.h>
75 #include <machine/in_cksum.h>
78 #include <machine/bus.h>
80 #include <machine/resource.h>
83 #include <machine/clock.h>
84 #include <dev/pci/pcivar.h>
85 #include <dev/pci/pcireg.h>
87 #include <sys/sysctl.h>
88 #include <sys/endian.h>
89 #include <sys/taskqueue.h>
92 #include <machine/smp.h>
97 #include <sys/iov_schema.h>
98 #include <dev/pci/pci_iov.h>
101 #include "ixgbe_api.h"
102 #include "ixgbe_common.h"
103 #include "ixgbe_phy.h"
104 #include "ixgbe_vf.h"
107 #include "ixgbe_common.h"
108 #include "ixgbe_mbx.h"
114 * TxDescriptors Valid Range: 64-4096 Default Value: 256 This value is the
115 * number of transmit descriptors allocated by the driver. Increasing this
116 * value allows the driver to queue more transmits. Each descriptor is 16
117 * bytes. Performance tests have show the 2K value to be optimal for top
120 #define DEFAULT_TXD 1024
121 #define PERFORM_TXD 2048
126 * RxDescriptors Valid Range: 64-4096 Default Value: 256 This value is the
127 * number of receive descriptors allocated for each RX queue. Increasing this
128 * value allows the driver to buffer more incoming packets. Each descriptor
129 * is 16 bytes. A receive buffer is also allocated for each descriptor.
131 * Note: with 8 rings and a dual port card, it is possible to bump up
132 * against the system mbuf pool limit, you can tune nmbclusters
133 * to adjust for this.
135 #define DEFAULT_RXD 1024
136 #define PERFORM_RXD 2048
140 /* Alignment for rings */
141 #define DBA_ALIGN 128
144 * This parameter controls the maximum no of times the driver will loop in
145 * the isr. Minimum Value = 1
150 * This is the max watchdog interval, ie. the time that can
151 * pass between any two TX clean operations, such only happening
152 * when the TX hardware is functioning.
154 #define IXGBE_WATCHDOG (10 * hz)
157 * This parameters control when the driver calls the routine to reclaim
158 * transmit descriptors.
160 #define IXGBE_TX_CLEANUP_THRESHOLD (adapter->num_tx_desc / 8)
161 #define IXGBE_TX_OP_THRESHOLD (adapter->num_tx_desc / 32)
163 /* These defines are used in MTU calculations */
164 #define IXGBE_MAX_FRAME_SIZE 9728
165 #define IXGBE_MTU_HDR (ETHER_HDR_LEN + ETHER_CRC_LEN + \
166 ETHER_VLAN_ENCAP_LEN)
167 #define IXGBE_MAX_MTU (IXGBE_MAX_FRAME_SIZE - IXGBE_MTU_HDR)
169 /* Flow control constants */
170 #define IXGBE_FC_PAUSE 0xFFFF
171 #define IXGBE_FC_HI 0x20000
172 #define IXGBE_FC_LO 0x10000
175 * Used for optimizing small rx mbufs. Effort is made to keep the copy
176 * small and aligned for the CPU L1 cache.
178 * MHLEN is typically 168 bytes, giving us 8-byte alignment. Getting
179 * 32 byte alignment needed for the fast bcopy results in 8 bytes being
180 * wasted. Getting 64 byte alignment, which _should_ be ideal for
181 * modern Intel CPUs, results in 40 bytes wasted and a significant drop
182 * in observed efficiency of the optimization, 97.9% -> 81.8%.
184 #define IXGBE_RX_COPY_HDR_PADDED ((((MPKTHSIZE - 1) / 32) + 1) * 32)
185 #define IXGBE_RX_COPY_LEN (MSIZE - IXGBE_RX_COPY_HDR_PADDED)
186 #define IXGBE_RX_COPY_ALIGN (IXGBE_RX_COPY_HDR_PADDED - MPKTHSIZE)
188 /* Keep older OS drivers building... */
189 #if !defined(SYSCTL_ADD_UQUAD)
190 #define SYSCTL_ADD_UQUAD SYSCTL_ADD_QUAD
193 /* Defines for printing debug information */
195 #define DEBUG_IOCTL 0
198 #define INIT_DEBUGOUT(S) if (DEBUG_INIT) printf(S "\n")
199 #define INIT_DEBUGOUT1(S, A) if (DEBUG_INIT) printf(S "\n", A)
200 #define INIT_DEBUGOUT2(S, A, B) if (DEBUG_INIT) printf(S "\n", A, B)
201 #define IOCTL_DEBUGOUT(S) if (DEBUG_IOCTL) printf(S "\n")
202 #define IOCTL_DEBUGOUT1(S, A) if (DEBUG_IOCTL) printf(S "\n", A)
203 #define IOCTL_DEBUGOUT2(S, A, B) if (DEBUG_IOCTL) printf(S "\n", A, B)
204 #define HW_DEBUGOUT(S) if (DEBUG_HW) printf(S "\n")
205 #define HW_DEBUGOUT1(S, A) if (DEBUG_HW) printf(S "\n", A)
206 #define HW_DEBUGOUT2(S, A, B) if (DEBUG_HW) printf(S "\n", A, B)
208 #define MAX_NUM_MULTICAST_ADDRESSES 128
209 #define IXGBE_82598_SCATTER 100
210 #define IXGBE_82599_SCATTER 32
211 #define MSIX_82598_BAR 3
212 #define MSIX_82599_BAR 4
213 #define IXGBE_TSO_SIZE 262140
214 #define IXGBE_TX_BUFFER_SIZE ((u32) 1514)
215 #define IXGBE_RX_HDR 128
216 #define IXGBE_VFTA_SIZE 128
217 #define IXGBE_BR_SIZE 4096
218 #define IXGBE_QUEUE_MIN_FREE 32
219 #define IXGBE_MAX_TX_BUSY 10
220 #define IXGBE_QUEUE_HUNG 0x80000000
222 #define IXV_EITR_DEFAULT 128
224 /* Offload bits in mbuf flag */
225 #if __FreeBSD_version >= 800000
226 #define CSUM_OFFLOAD (CSUM_IP|CSUM_TCP|CSUM_UDP|CSUM_SCTP)
228 #define CSUM_OFFLOAD (CSUM_IP|CSUM_TCP|CSUM_UDP)
231 /* Backward compatibility items for very old versions */
233 #define pci_find_cap pci_find_extcap
236 #ifndef DEVMETHOD_END
237 #define DEVMETHOD_END { NULL, NULL }
241 * Interrupt Moderation parameters
243 #define IXGBE_LOW_LATENCY 128
244 #define IXGBE_AVE_LATENCY 400
245 #define IXGBE_BULK_LATENCY 1200
246 #define IXGBE_LINK_ITR 2000
248 /* MAC type macros */
249 #define IXGBE_IS_X550VF(_adapter) \
250 ((_adapter->hw.mac.type == ixgbe_mac_X550_vf) || \
251 (_adapter->hw.mac.type == ixgbe_mac_X550EM_x_vf))
253 #define IXGBE_IS_VF(_adapter) \
254 (IXGBE_IS_X550VF(_adapter) || \
255 (_adapter->hw.mac.type == ixgbe_mac_X540_vf) || \
256 (_adapter->hw.mac.type == ixgbe_mac_82599_vf))
259 #define IXGBE_VF_INDEX(vmdq) ((vmdq) / 32)
260 #define IXGBE_VF_BIT(vmdq) (1 << ((vmdq) % 32))
262 #define IXGBE_VT_MSG_MASK 0xFFFF
264 #define IXGBE_VT_MSGINFO(msg) \
265 (((msg) & IXGBE_VT_MSGINFO_MASK) >> IXGBE_VT_MSGINFO_SHIFT)
267 #define IXGBE_VF_GET_QUEUES_RESP_LEN 5
269 #define IXGBE_API_VER_1_0 0
270 #define IXGBE_API_VER_2_0 1 /* Solaris API. Not supported. */
271 #define IXGBE_API_VER_1_1 2
272 #define IXGBE_API_VER_UNKNOWN UINT16_MAX
274 enum ixgbe_iov_mode {
283 *****************************************************************************
286 * This array contains the list of Subvendor/Subdevice IDs on which the driver
289 *****************************************************************************
291 typedef struct _ixgbe_vendor_info_t {
292 unsigned int vendor_id;
293 unsigned int device_id;
294 unsigned int subvendor_id;
295 unsigned int subdevice_id;
297 } ixgbe_vendor_info_t;
300 struct ixgbe_tx_buf {
301 union ixgbe_adv_tx_desc *eop;
306 struct ixgbe_rx_buf {
311 #define IXGBE_RX_COPY 0x01
316 * Bus dma allocation structure used by ixgbe_dma_malloc and ixgbe_dma_free.
318 struct ixgbe_dma_alloc {
319 bus_addr_t dma_paddr;
321 bus_dma_tag_t dma_tag;
322 bus_dmamap_t dma_map;
323 bus_dma_segment_t dma_seg;
328 struct ixgbe_mc_addr {
329 u8 addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
334 ** Driver queue struct: this is the interrupt container
335 ** for the associated tx and rx ring.
338 struct adapter *adapter;
339 u32 msix; /* This queue's MSIX vector */
340 u32 eims; /* This queue's EIMS bit */
343 struct resource *res;
348 struct task que_task;
349 struct taskqueue *tq;
354 * The transmit ring, one per queue
357 struct adapter *adapter;
362 union ixgbe_adv_tx_desc *tx_base;
363 struct ixgbe_tx_buf *tx_buffers;
364 struct ixgbe_dma_alloc txdma;
365 volatile u16 tx_avail;
372 #ifndef IXGBE_LEGACY_TX
374 struct task txq_task;
380 u32 bytes; /* used for AIM */
383 unsigned long tso_tx;
384 unsigned long no_tx_map_avail;
385 unsigned long no_tx_dma_setup;
392 * The Receive ring, one per rx queue
395 struct adapter *adapter;
399 union ixgbe_adv_rx_desc *rx_base;
400 struct ixgbe_dma_alloc rxdma;
410 struct ixgbe_rx_buf *rx_buffers;
413 u32 bytes; /* Used for AIM calc */
429 #define IXGBE_VF_CTS (1 << 0) /* VF is clear to send. */
430 #define IXGBE_VF_CAP_MAC (1 << 1) /* VF is permitted to change MAC. */
431 #define IXGBE_VF_CAP_VLAN (1 << 2) /* VF is permitted to join vlans. */
432 #define IXGBE_VF_ACTIVE (1 << 3) /* VF is active. */
434 #define IXGBE_MAX_VF_MC 30 /* Max number of multicast entries */
439 u_int max_frame_size;
441 uint8_t ether_addr[ETHER_ADDR_LEN];
442 uint16_t mc_hash[IXGBE_MAX_VF_MC];
443 uint16_t num_mc_hashes;
444 uint16_t default_vlan;
450 /* Our adapter structure */
455 struct ixgbe_osdep osdep;
458 struct resource *pci_mem;
459 struct resource *msix_mem;
462 * Interrupt resources: this set is
463 * either used for legacy, or for Link
467 struct resource *res;
469 struct ifmedia media;
470 struct callout timer;
476 eventhandler_tag vlan_attach;
477 eventhandler_tag vlan_detach;
483 ** Shadow VFTA table, this is needed because
484 ** the real vlan filter table gets cleared during
485 ** a soft reset and the driver needs to be able
488 u32 shadow_vfta[IXGBE_VFTA_SIZE];
490 /* Info about the interface */
492 u32 fc; /* local flow ctrl setting */
493 int advertise; /* link speeds */
504 /* Power management-related */
508 /* Mbuf cluster size */
511 /* Support for pluggable optics */
513 struct task link_task; /* Link tasklet */
514 struct task mod_task; /* SFP tasklet */
515 struct task msf_task; /* Multispeed Fiber */
517 struct task mbx_task; /* VF -> PF mailbox interrupt */
521 struct task fdir_task;
523 struct task phy_task; /* PHY intr tasklet */
524 struct taskqueue *tq;
528 ** This is the irq holder, it has
529 ** and RX/TX pair or rings associated
532 struct ix_queue *queues;
536 * Allocated at run time, an array of rings.
538 struct tx_ring *tx_rings;
540 u32 tx_process_limit;
544 * Allocated at run time, an array of rings.
546 struct rx_ring *rx_rings;
549 u32 rx_process_limit;
551 /* Multicast array memory */
552 struct ixgbe_mc_addr *mta;
556 struct ixgbe_vf *vfs;
559 /* Misc stats maintained by the driver */
560 unsigned long dropped_pkts;
561 unsigned long mbuf_defrag_failed;
562 unsigned long mbuf_header_failed;
563 unsigned long mbuf_packet_failed;
564 unsigned long watchdog_events;
565 unsigned long link_irq;
567 struct ixgbe_hw_stats pf;
568 struct ixgbevf_hw_stats vf;
570 #if __FreeBSD_version >= 1100036
571 /* counter(9) stats */
586 /* Precision Time Sync (IEEE 1588) defines */
587 #define ETHERTYPE_IEEE1588 0x88F7
588 #define PICOSECS_PER_TICK 20833
589 #define TSYNC_UDP_PORT 319 /* UDP port for the protocol */
590 #define IXGBE_ADVTXD_TSTAMP 0x00080000
593 #define IXGBE_CORE_LOCK_INIT(_sc, _name) \
594 mtx_init(&(_sc)->core_mtx, _name, "IXGBE Core Lock", MTX_DEF)
595 #define IXGBE_CORE_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->core_mtx)
596 #define IXGBE_TX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->tx_mtx)
597 #define IXGBE_RX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->rx_mtx)
598 #define IXGBE_CORE_LOCK(_sc) mtx_lock(&(_sc)->core_mtx)
599 #define IXGBE_TX_LOCK(_sc) mtx_lock(&(_sc)->tx_mtx)
600 #define IXGBE_TX_TRYLOCK(_sc) mtx_trylock(&(_sc)->tx_mtx)
601 #define IXGBE_RX_LOCK(_sc) mtx_lock(&(_sc)->rx_mtx)
602 #define IXGBE_CORE_UNLOCK(_sc) mtx_unlock(&(_sc)->core_mtx)
603 #define IXGBE_TX_UNLOCK(_sc) mtx_unlock(&(_sc)->tx_mtx)
604 #define IXGBE_RX_UNLOCK(_sc) mtx_unlock(&(_sc)->rx_mtx)
605 #define IXGBE_CORE_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->core_mtx, MA_OWNED)
606 #define IXGBE_TX_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->tx_mtx, MA_OWNED)
608 /* For backward compatibility */
609 #if !defined(PCIER_LINK_STA)
610 #define PCIER_LINK_STA PCIR_EXPRESS_LINK_STA
614 #if __FreeBSD_version >= 1100036
615 #define IXGBE_SET_IPACKETS(sc, count) (sc)->ipackets = (count)
616 #define IXGBE_SET_IERRORS(sc, count) (sc)->ierrors = (count)
617 #define IXGBE_SET_OPACKETS(sc, count) (sc)->opackets = (count)
618 #define IXGBE_SET_OERRORS(sc, count) (sc)->oerrors = (count)
619 #define IXGBE_SET_COLLISIONS(sc, count)
620 #define IXGBE_SET_IBYTES(sc, count) (sc)->ibytes = (count)
621 #define IXGBE_SET_OBYTES(sc, count) (sc)->obytes = (count)
622 #define IXGBE_SET_IMCASTS(sc, count) (sc)->imcasts = (count)
623 #define IXGBE_SET_OMCASTS(sc, count) (sc)->omcasts = (count)
624 #define IXGBE_SET_IQDROPS(sc, count) (sc)->iqdrops = (count)
626 #define IXGBE_SET_IPACKETS(sc, count) (sc)->ifp->if_ipackets = (count)
627 #define IXGBE_SET_IERRORS(sc, count) (sc)->ifp->if_ierrors = (count)
628 #define IXGBE_SET_OPACKETS(sc, count) (sc)->ifp->if_opackets = (count)
629 #define IXGBE_SET_OERRORS(sc, count) (sc)->ifp->if_oerrors = (count)
630 #define IXGBE_SET_COLLISIONS(sc, count) (sc)->ifp->if_collisions = (count)
631 #define IXGBE_SET_IBYTES(sc, count) (sc)->ifp->if_ibytes = (count)
632 #define IXGBE_SET_OBYTES(sc, count) (sc)->ifp->if_obytes = (count)
633 #define IXGBE_SET_IMCASTS(sc, count) (sc)->ifp->if_imcasts = (count)
634 #define IXGBE_SET_OMCASTS(sc, count) (sc)->ifp->if_omcasts = (count)
635 #define IXGBE_SET_IQDROPS(sc, count) (sc)->ifp->if_iqdrops = (count)
638 /* External PHY register addresses */
639 #define IXGBE_PHY_CURRENT_TEMP 0xC820
640 #define IXGBE_PHY_OVERTEMP_STATUS 0xC830
642 /* Sysctl help messages; displayed with sysctl -d */
643 #define IXGBE_SYSCTL_DESC_ADV_SPEED \
644 "\nControl advertised link speed using these flags:\n" \
645 "\t0x1 - advertise 100M\n" \
646 "\t0x2 - advertise 1G\n" \
647 "\t0x4 - advertise 10G\n\n" \
648 "\t100M is only supported on certain 10GBaseT adapters.\n"
650 #define IXGBE_SYSCTL_DESC_SET_FC \
651 "\nSet flow control mode using these values:\n" \
655 "\t3 - tx and rx pause"
658 ixgbe_is_sfp(struct ixgbe_hw *hw)
660 switch (hw->phy.type) {
661 case ixgbe_phy_sfp_avago:
662 case ixgbe_phy_sfp_ftl:
663 case ixgbe_phy_sfp_intel:
664 case ixgbe_phy_sfp_unknown:
665 case ixgbe_phy_sfp_passive_tyco:
666 case ixgbe_phy_sfp_passive_unknown:
667 case ixgbe_phy_qsfp_passive_unknown:
668 case ixgbe_phy_qsfp_active_unknown:
669 case ixgbe_phy_qsfp_intel:
670 case ixgbe_phy_qsfp_unknown:
677 /* Workaround to make 8.0 buildable */
678 #if __FreeBSD_version >= 800000 && __FreeBSD_version < 800504
680 drbr_needs_enqueue(struct ifnet *ifp, struct buf_ring *br)
683 if (ALTQ_IS_ENABLED(&ifp->if_snd))
686 return (!buf_ring_empty(br));
691 ** Find the number of unrefreshed RX descriptors
694 ixgbe_rx_unrefreshed(struct rx_ring *rxr)
696 if (rxr->next_to_check > rxr->next_to_refresh)
697 return (rxr->next_to_check - rxr->next_to_refresh - 1);
699 return ((rxr->num_desc + rxr->next_to_check) -
700 rxr->next_to_refresh - 1);
704 ** This checks for a zero mac addr, something that will be likely
705 ** unless the Admin on the Host has created one.
708 ixv_check_ether_addr(u8 *addr)
712 if ((addr[0] == 0 && addr[1]== 0 && addr[2] == 0 &&
713 addr[3] == 0 && addr[4]== 0 && addr[5] == 0))
718 /* Shared Prototypes */
720 #ifdef IXGBE_LEGACY_TX
721 void ixgbe_start(struct ifnet *);
722 void ixgbe_start_locked(struct tx_ring *, struct ifnet *);
723 #else /* ! IXGBE_LEGACY_TX */
724 int ixgbe_mq_start(struct ifnet *, struct mbuf *);
725 int ixgbe_mq_start_locked(struct ifnet *, struct tx_ring *);
726 void ixgbe_qflush(struct ifnet *);
727 void ixgbe_deferred_mq_start(void *, int);
728 #endif /* IXGBE_LEGACY_TX */
730 int ixgbe_allocate_queues(struct adapter *);
731 int ixgbe_allocate_transmit_buffers(struct tx_ring *);
732 int ixgbe_setup_transmit_structures(struct adapter *);
733 void ixgbe_free_transmit_structures(struct adapter *);
734 int ixgbe_allocate_receive_buffers(struct rx_ring *);
735 int ixgbe_setup_receive_structures(struct adapter *);
736 void ixgbe_free_receive_structures(struct adapter *);
737 void ixgbe_txeof(struct tx_ring *);
738 bool ixgbe_rxeof(struct ix_queue *);
740 int ixgbe_dma_malloc(struct adapter *,
741 bus_size_t, struct ixgbe_dma_alloc *, int);
742 void ixgbe_dma_free(struct adapter *, struct ixgbe_dma_alloc *);
746 static inline boolean_t
747 ixgbe_vf_mac_changed(struct ixgbe_vf *vf, const uint8_t *mac)
749 return (bcmp(mac, vf->ether_addr, ETHER_ADDR_LEN) != 0);
753 ixgbe_send_vf_msg(struct adapter *adapter, struct ixgbe_vf *vf, u32 msg)
756 if (vf->flags & IXGBE_VF_CTS)
757 msg |= IXGBE_VT_MSGTYPE_CTS;
759 ixgbe_write_mbx(&adapter->hw, &msg, 1, vf->pool);
763 ixgbe_send_vf_ack(struct adapter *adapter, struct ixgbe_vf *vf, u32 msg)
765 msg &= IXGBE_VT_MSG_MASK;
766 ixgbe_send_vf_msg(adapter, vf, msg | IXGBE_VT_MSGTYPE_ACK);
770 ixgbe_send_vf_nack(struct adapter *adapter, struct ixgbe_vf *vf, u32 msg)
772 msg &= IXGBE_VT_MSG_MASK;
773 ixgbe_send_vf_msg(adapter, vf, msg | IXGBE_VT_MSGTYPE_NACK);
777 ixgbe_process_vf_ack(struct adapter *adapter, struct ixgbe_vf *vf)
779 if (!(vf->flags & IXGBE_VF_CTS))
780 ixgbe_send_vf_nack(adapter, vf, 0);
783 static inline enum ixgbe_iov_mode
784 ixgbe_get_iov_mode(struct adapter *adapter)
786 if (adapter->num_vfs == 0)
787 return (IXGBE_NO_VM);
788 if (adapter->num_queues <= 2)
789 return (IXGBE_64_VM);
790 else if (adapter->num_queues <= 4)
791 return (IXGBE_32_VM);
793 return (IXGBE_NO_VM);
797 ixgbe_max_vfs(enum ixgbe_iov_mode mode)
800 * We return odd numbers below because we
801 * reserve 1 VM's worth of queues for the PF.
815 ixgbe_vf_queues(enum ixgbe_iov_mode mode)
829 ixgbe_vf_que_index(enum ixgbe_iov_mode mode, u32 vfnum, int num)
831 return ((vfnum * ixgbe_vf_queues(mode)) + num);
835 ixgbe_pf_que_index(enum ixgbe_iov_mode mode, int num)
837 return (ixgbe_vf_que_index(mode, ixgbe_max_vfs(mode), num));
841 ixgbe_update_max_frame(struct adapter * adapter, int max_frame)
843 if (adapter->max_frame_size < max_frame)
844 adapter->max_frame_size = max_frame;
848 ixgbe_get_mrqc(enum ixgbe_iov_mode mode)
853 mrqc = IXGBE_MRQC_VMDQRSS64EN;
856 mrqc = IXGBE_MRQC_VMDQRSS32EN;
862 panic("Unexpected SR-IOV mode %d", mode);
869 ixgbe_get_mtqc(enum ixgbe_iov_mode mode)
874 mtqc |= IXGBE_MTQC_64VF | IXGBE_MTQC_VT_ENA;
877 mtqc |= IXGBE_MTQC_32VF | IXGBE_MTQC_VT_ENA;
880 mtqc = IXGBE_MTQC_64Q_1PB;
883 panic("Unexpected SR-IOV mode %d", mode);
889 #endif /* _IXGBE_H_ */