1 /******************************************************************************
3 Copyright (c) 2013-2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ******************************************************************************/
35 #ifndef _I40E_ADMINQ_CMD_H_
36 #define _I40E_ADMINQ_CMD_H_
38 /* This header file defines the i40e Admin Queue commands and is shared between
39 * i40e Firmware and Software.
41 * This file needs to comply with the Linux Kernel coding style.
44 #define I40E_FW_API_VERSION_MAJOR 0x0001
45 #define I40E_FW_API_VERSION_MINOR 0x0002
71 /* Flags sub-structure
72 * |0 |1 |2 |3 |4 |5 |6 |7 |8 |9 |10 |11 |12 |13 |14 |15 |
73 * |DD |CMP|ERR|VFE| * * RESERVED * * |LB |RD |VFC|BUF|SI |EI |FE |
76 /* command flags and offsets*/
77 #define I40E_AQ_FLAG_DD_SHIFT 0
78 #define I40E_AQ_FLAG_CMP_SHIFT 1
79 #define I40E_AQ_FLAG_ERR_SHIFT 2
80 #define I40E_AQ_FLAG_VFE_SHIFT 3
81 #define I40E_AQ_FLAG_LB_SHIFT 9
82 #define I40E_AQ_FLAG_RD_SHIFT 10
83 #define I40E_AQ_FLAG_VFC_SHIFT 11
84 #define I40E_AQ_FLAG_BUF_SHIFT 12
85 #define I40E_AQ_FLAG_SI_SHIFT 13
86 #define I40E_AQ_FLAG_EI_SHIFT 14
87 #define I40E_AQ_FLAG_FE_SHIFT 15
89 #define I40E_AQ_FLAG_DD (1 << I40E_AQ_FLAG_DD_SHIFT) /* 0x1 */
90 #define I40E_AQ_FLAG_CMP (1 << I40E_AQ_FLAG_CMP_SHIFT) /* 0x2 */
91 #define I40E_AQ_FLAG_ERR (1 << I40E_AQ_FLAG_ERR_SHIFT) /* 0x4 */
92 #define I40E_AQ_FLAG_VFE (1 << I40E_AQ_FLAG_VFE_SHIFT) /* 0x8 */
93 #define I40E_AQ_FLAG_LB (1 << I40E_AQ_FLAG_LB_SHIFT) /* 0x200 */
94 #define I40E_AQ_FLAG_RD (1 << I40E_AQ_FLAG_RD_SHIFT) /* 0x400 */
95 #define I40E_AQ_FLAG_VFC (1 << I40E_AQ_FLAG_VFC_SHIFT) /* 0x800 */
96 #define I40E_AQ_FLAG_BUF (1 << I40E_AQ_FLAG_BUF_SHIFT) /* 0x1000 */
97 #define I40E_AQ_FLAG_SI (1 << I40E_AQ_FLAG_SI_SHIFT) /* 0x2000 */
98 #define I40E_AQ_FLAG_EI (1 << I40E_AQ_FLAG_EI_SHIFT) /* 0x4000 */
99 #define I40E_AQ_FLAG_FE (1 << I40E_AQ_FLAG_FE_SHIFT) /* 0x8000 */
102 enum i40e_admin_queue_err {
103 I40E_AQ_RC_OK = 0, /* success */
104 I40E_AQ_RC_EPERM = 1, /* Operation not permitted */
105 I40E_AQ_RC_ENOENT = 2, /* No such element */
106 I40E_AQ_RC_ESRCH = 3, /* Bad opcode */
107 I40E_AQ_RC_EINTR = 4, /* operation interrupted */
108 I40E_AQ_RC_EIO = 5, /* I/O error */
109 I40E_AQ_RC_ENXIO = 6, /* No such resource */
110 I40E_AQ_RC_E2BIG = 7, /* Arg too long */
111 I40E_AQ_RC_EAGAIN = 8, /* Try again */
112 I40E_AQ_RC_ENOMEM = 9, /* Out of memory */
113 I40E_AQ_RC_EACCES = 10, /* Permission denied */
114 I40E_AQ_RC_EFAULT = 11, /* Bad address */
115 I40E_AQ_RC_EBUSY = 12, /* Device or resource busy */
116 I40E_AQ_RC_EEXIST = 13, /* object already exists */
117 I40E_AQ_RC_EINVAL = 14, /* Invalid argument */
118 I40E_AQ_RC_ENOTTY = 15, /* Not a typewriter */
119 I40E_AQ_RC_ENOSPC = 16, /* No space left or alloc failure */
120 I40E_AQ_RC_ENOSYS = 17, /* Function not implemented */
121 I40E_AQ_RC_ERANGE = 18, /* Parameter out of range */
122 I40E_AQ_RC_EFLUSHED = 19, /* Cmd flushed due to prev cmd error */
123 I40E_AQ_RC_BAD_ADDR = 20, /* Descriptor contains a bad pointer */
124 I40E_AQ_RC_EMODE = 21, /* Op not allowed in current dev mode */
125 I40E_AQ_RC_EFBIG = 22, /* File too large */
128 /* Admin Queue command opcodes */
129 enum i40e_admin_queue_opc {
131 i40e_aqc_opc_get_version = 0x0001,
132 i40e_aqc_opc_driver_version = 0x0002,
133 i40e_aqc_opc_queue_shutdown = 0x0003,
134 i40e_aqc_opc_set_pf_context = 0x0004,
136 /* resource ownership */
137 i40e_aqc_opc_request_resource = 0x0008,
138 i40e_aqc_opc_release_resource = 0x0009,
140 i40e_aqc_opc_list_func_capabilities = 0x000A,
141 i40e_aqc_opc_list_dev_capabilities = 0x000B,
143 i40e_aqc_opc_set_cppm_configuration = 0x0103,
144 i40e_aqc_opc_set_arp_proxy_entry = 0x0104,
145 i40e_aqc_opc_set_ns_proxy_entry = 0x0105,
148 i40e_aqc_opc_mng_laa = 0x0106, /* AQ obsolete */
149 i40e_aqc_opc_mac_address_read = 0x0107,
150 i40e_aqc_opc_mac_address_write = 0x0108,
153 i40e_aqc_opc_clear_pxe_mode = 0x0110,
155 /* internal switch commands */
156 i40e_aqc_opc_get_switch_config = 0x0200,
157 i40e_aqc_opc_add_statistics = 0x0201,
158 i40e_aqc_opc_remove_statistics = 0x0202,
159 i40e_aqc_opc_set_port_parameters = 0x0203,
160 i40e_aqc_opc_get_switch_resource_alloc = 0x0204,
162 i40e_aqc_opc_add_vsi = 0x0210,
163 i40e_aqc_opc_update_vsi_parameters = 0x0211,
164 i40e_aqc_opc_get_vsi_parameters = 0x0212,
166 i40e_aqc_opc_add_pv = 0x0220,
167 i40e_aqc_opc_update_pv_parameters = 0x0221,
168 i40e_aqc_opc_get_pv_parameters = 0x0222,
170 i40e_aqc_opc_add_veb = 0x0230,
171 i40e_aqc_opc_update_veb_parameters = 0x0231,
172 i40e_aqc_opc_get_veb_parameters = 0x0232,
174 i40e_aqc_opc_delete_element = 0x0243,
176 i40e_aqc_opc_add_macvlan = 0x0250,
177 i40e_aqc_opc_remove_macvlan = 0x0251,
178 i40e_aqc_opc_add_vlan = 0x0252,
179 i40e_aqc_opc_remove_vlan = 0x0253,
180 i40e_aqc_opc_set_vsi_promiscuous_modes = 0x0254,
181 i40e_aqc_opc_add_tag = 0x0255,
182 i40e_aqc_opc_remove_tag = 0x0256,
183 i40e_aqc_opc_add_multicast_etag = 0x0257,
184 i40e_aqc_opc_remove_multicast_etag = 0x0258,
185 i40e_aqc_opc_update_tag = 0x0259,
186 i40e_aqc_opc_add_control_packet_filter = 0x025A,
187 i40e_aqc_opc_remove_control_packet_filter = 0x025B,
188 i40e_aqc_opc_add_cloud_filters = 0x025C,
189 i40e_aqc_opc_remove_cloud_filters = 0x025D,
191 i40e_aqc_opc_add_mirror_rule = 0x0260,
192 i40e_aqc_opc_delete_mirror_rule = 0x0261,
195 i40e_aqc_opc_dcb_ignore_pfc = 0x0301,
196 i40e_aqc_opc_dcb_updated = 0x0302,
199 i40e_aqc_opc_configure_vsi_bw_limit = 0x0400,
200 i40e_aqc_opc_configure_vsi_ets_sla_bw_limit = 0x0406,
201 i40e_aqc_opc_configure_vsi_tc_bw = 0x0407,
202 i40e_aqc_opc_query_vsi_bw_config = 0x0408,
203 i40e_aqc_opc_query_vsi_ets_sla_config = 0x040A,
204 i40e_aqc_opc_configure_switching_comp_bw_limit = 0x0410,
206 i40e_aqc_opc_enable_switching_comp_ets = 0x0413,
207 i40e_aqc_opc_modify_switching_comp_ets = 0x0414,
208 i40e_aqc_opc_disable_switching_comp_ets = 0x0415,
209 i40e_aqc_opc_configure_switching_comp_ets_bw_limit = 0x0416,
210 i40e_aqc_opc_configure_switching_comp_bw_config = 0x0417,
211 i40e_aqc_opc_query_switching_comp_ets_config = 0x0418,
212 i40e_aqc_opc_query_port_ets_config = 0x0419,
213 i40e_aqc_opc_query_switching_comp_bw_config = 0x041A,
214 i40e_aqc_opc_suspend_port_tx = 0x041B,
215 i40e_aqc_opc_resume_port_tx = 0x041C,
216 i40e_aqc_opc_configure_partition_bw = 0x041D,
219 i40e_aqc_opc_query_hmc_resource_profile = 0x0500,
220 i40e_aqc_opc_set_hmc_resource_profile = 0x0501,
223 i40e_aqc_opc_get_phy_abilities = 0x0600,
224 i40e_aqc_opc_set_phy_config = 0x0601,
225 i40e_aqc_opc_set_mac_config = 0x0603,
226 i40e_aqc_opc_set_link_restart_an = 0x0605,
227 i40e_aqc_opc_get_link_status = 0x0607,
228 i40e_aqc_opc_set_phy_int_mask = 0x0613,
229 i40e_aqc_opc_get_local_advt_reg = 0x0614,
230 i40e_aqc_opc_set_local_advt_reg = 0x0615,
231 i40e_aqc_opc_get_partner_advt = 0x0616,
232 i40e_aqc_opc_set_lb_modes = 0x0618,
233 i40e_aqc_opc_get_phy_wol_caps = 0x0621,
234 i40e_aqc_opc_set_phy_debug = 0x0622,
235 i40e_aqc_opc_upload_ext_phy_fm = 0x0625,
238 i40e_aqc_opc_nvm_read = 0x0701,
239 i40e_aqc_opc_nvm_erase = 0x0702,
240 i40e_aqc_opc_nvm_update = 0x0703,
241 i40e_aqc_opc_nvm_config_read = 0x0704,
242 i40e_aqc_opc_nvm_config_write = 0x0705,
244 /* virtualization commands */
245 i40e_aqc_opc_send_msg_to_pf = 0x0801,
246 i40e_aqc_opc_send_msg_to_vf = 0x0802,
247 i40e_aqc_opc_send_msg_to_peer = 0x0803,
249 /* alternate structure */
250 i40e_aqc_opc_alternate_write = 0x0900,
251 i40e_aqc_opc_alternate_write_indirect = 0x0901,
252 i40e_aqc_opc_alternate_read = 0x0902,
253 i40e_aqc_opc_alternate_read_indirect = 0x0903,
254 i40e_aqc_opc_alternate_write_done = 0x0904,
255 i40e_aqc_opc_alternate_set_mode = 0x0905,
256 i40e_aqc_opc_alternate_clear_port = 0x0906,
259 i40e_aqc_opc_lldp_get_mib = 0x0A00,
260 i40e_aqc_opc_lldp_update_mib = 0x0A01,
261 i40e_aqc_opc_lldp_add_tlv = 0x0A02,
262 i40e_aqc_opc_lldp_update_tlv = 0x0A03,
263 i40e_aqc_opc_lldp_delete_tlv = 0x0A04,
264 i40e_aqc_opc_lldp_stop = 0x0A05,
265 i40e_aqc_opc_lldp_start = 0x0A06,
266 i40e_aqc_opc_get_cee_dcb_cfg = 0x0A07,
267 i40e_aqc_opc_lldp_set_local_mib = 0x0A08,
268 i40e_aqc_opc_lldp_stop_start_spec_agent = 0x0A09,
270 /* Tunnel commands */
271 i40e_aqc_opc_add_udp_tunnel = 0x0B00,
272 i40e_aqc_opc_del_udp_tunnel = 0x0B01,
273 i40e_aqc_opc_tunnel_key_structure = 0x0B10,
276 i40e_aqc_opc_event_lan_overflow = 0x1001,
279 i40e_aqc_opc_oem_parameter_change = 0xFE00,
280 i40e_aqc_opc_oem_device_status_change = 0xFE01,
281 i40e_aqc_opc_oem_ocsd_initialize = 0xFE02,
282 i40e_aqc_opc_oem_ocbb_initialize = 0xFE03,
285 i40e_aqc_opc_debug_get_deviceid = 0xFF00,
286 i40e_aqc_opc_debug_set_mode = 0xFF01,
287 i40e_aqc_opc_debug_read_reg = 0xFF03,
288 i40e_aqc_opc_debug_write_reg = 0xFF04,
289 i40e_aqc_opc_debug_modify_reg = 0xFF07,
290 i40e_aqc_opc_debug_dump_internals = 0xFF08,
293 /* command structures and indirect data structures */
295 /* Structure naming conventions:
296 * - no suffix for direct command descriptor structures
297 * - _data for indirect sent data
298 * - _resp for indirect return data (data which is both will use _data)
299 * - _completion for direct return data
300 * - _element_ for repeated elements (may also be _data or _resp)
302 * Command structures are expected to overlay the params.raw member of the basic
303 * descriptor, and as such cannot exceed 16 bytes in length.
306 /* This macro is used to generate a compilation error if a structure
307 * is not exactly the correct length. It gives a divide by zero error if the
308 * structure is not of the correct size, otherwise it creates an enum that is
311 #define I40E_CHECK_STRUCT_LEN(n, X) enum i40e_static_assert_enum_##X \
312 { i40e_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }
314 /* This macro is used extensively to ensure that command structures are 16
315 * bytes in length as they have to map to the raw array of that size.
317 #define I40E_CHECK_CMD_LENGTH(X) I40E_CHECK_STRUCT_LEN(16, X)
319 /* internal (0x00XX) commands */
321 /* Get version (direct 0x0001) */
322 struct i40e_aqc_get_version {
331 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_version);
333 /* Send driver version (indirect 0x0002) */
334 struct i40e_aqc_driver_version {
338 u8 driver_subbuild_ver;
344 I40E_CHECK_CMD_LENGTH(i40e_aqc_driver_version);
346 /* Queue Shutdown (direct 0x0003) */
347 struct i40e_aqc_queue_shutdown {
348 __le32 driver_unloading;
349 #define I40E_AQ_DRIVER_UNLOADING 0x1
353 I40E_CHECK_CMD_LENGTH(i40e_aqc_queue_shutdown);
355 /* Set PF context (0x0004, direct) */
356 struct i40e_aqc_set_pf_context {
361 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_pf_context);
363 /* Request resource ownership (direct 0x0008)
364 * Release resource ownership (direct 0x0009)
366 #define I40E_AQ_RESOURCE_NVM 1
367 #define I40E_AQ_RESOURCE_SDP 2
368 #define I40E_AQ_RESOURCE_ACCESS_READ 1
369 #define I40E_AQ_RESOURCE_ACCESS_WRITE 2
370 #define I40E_AQ_RESOURCE_NVM_READ_TIMEOUT 3000
371 #define I40E_AQ_RESOURCE_NVM_WRITE_TIMEOUT 180000
373 struct i40e_aqc_request_resource {
377 __le32 resource_number;
381 I40E_CHECK_CMD_LENGTH(i40e_aqc_request_resource);
383 /* Get function capabilities (indirect 0x000A)
384 * Get device capabilities (indirect 0x000B)
386 struct i40e_aqc_list_capabilites {
388 #define I40E_AQ_LIST_CAP_PF_INDEX_EN 1
396 I40E_CHECK_CMD_LENGTH(i40e_aqc_list_capabilites);
398 struct i40e_aqc_list_capabilities_element_resp {
410 #define I40E_AQ_CAP_ID_SWITCH_MODE 0x0001
411 #define I40E_AQ_CAP_ID_MNG_MODE 0x0002
412 #define I40E_AQ_CAP_ID_NPAR_ACTIVE 0x0003
413 #define I40E_AQ_CAP_ID_OS2BMC_CAP 0x0004
414 #define I40E_AQ_CAP_ID_FUNCTIONS_VALID 0x0005
415 #define I40E_AQ_CAP_ID_ALTERNATE_RAM 0x0006
416 #define I40E_AQ_CAP_ID_SRIOV 0x0012
417 #define I40E_AQ_CAP_ID_VF 0x0013
418 #define I40E_AQ_CAP_ID_VMDQ 0x0014
419 #define I40E_AQ_CAP_ID_8021QBG 0x0015
420 #define I40E_AQ_CAP_ID_8021QBR 0x0016
421 #define I40E_AQ_CAP_ID_VSI 0x0017
422 #define I40E_AQ_CAP_ID_DCB 0x0018
423 #define I40E_AQ_CAP_ID_FCOE 0x0021
424 #define I40E_AQ_CAP_ID_ISCSI 0x0022
425 #define I40E_AQ_CAP_ID_RSS 0x0040
426 #define I40E_AQ_CAP_ID_RXQ 0x0041
427 #define I40E_AQ_CAP_ID_TXQ 0x0042
428 #define I40E_AQ_CAP_ID_MSIX 0x0043
429 #define I40E_AQ_CAP_ID_VF_MSIX 0x0044
430 #define I40E_AQ_CAP_ID_FLOW_DIRECTOR 0x0045
431 #define I40E_AQ_CAP_ID_1588 0x0046
432 #define I40E_AQ_CAP_ID_IWARP 0x0051
433 #define I40E_AQ_CAP_ID_LED 0x0061
434 #define I40E_AQ_CAP_ID_SDP 0x0062
435 #define I40E_AQ_CAP_ID_MDIO 0x0063
436 #define I40E_AQ_CAP_ID_FLEX10 0x00F1
437 #define I40E_AQ_CAP_ID_CEM 0x00F2
439 /* Set CPPM Configuration (direct 0x0103) */
440 struct i40e_aqc_cppm_configuration {
441 __le16 command_flags;
442 #define I40E_AQ_CPPM_EN_LTRC 0x0800
443 #define I40E_AQ_CPPM_EN_DMCTH 0x1000
444 #define I40E_AQ_CPPM_EN_DMCTLX 0x2000
445 #define I40E_AQ_CPPM_EN_HPTC 0x4000
446 #define I40E_AQ_CPPM_EN_DMARC 0x8000
455 I40E_CHECK_CMD_LENGTH(i40e_aqc_cppm_configuration);
457 /* Set ARP Proxy command / response (indirect 0x0104) */
458 struct i40e_aqc_arp_proxy_data {
459 __le16 command_flags;
460 #define I40E_AQ_ARP_INIT_IPV4 0x0008
461 #define I40E_AQ_ARP_UNSUP_CTL 0x0010
462 #define I40E_AQ_ARP_ENA 0x0020
463 #define I40E_AQ_ARP_ADD_IPV4 0x0040
464 #define I40E_AQ_ARP_DEL_IPV4 0x0080
472 I40E_CHECK_STRUCT_LEN(0x14, i40e_aqc_arp_proxy_data);
474 /* Set NS Proxy Table Entry Command (indirect 0x0105) */
475 struct i40e_aqc_ns_proxy_data {
476 __le16 table_idx_mac_addr_0;
477 __le16 table_idx_mac_addr_1;
478 __le16 table_idx_ipv6_0;
479 __le16 table_idx_ipv6_1;
481 #define I40E_AQ_NS_PROXY_ADD_0 0x0100
482 #define I40E_AQ_NS_PROXY_DEL_0 0x0200
483 #define I40E_AQ_NS_PROXY_ADD_1 0x0400
484 #define I40E_AQ_NS_PROXY_DEL_1 0x0800
485 #define I40E_AQ_NS_PROXY_ADD_IPV6_0 0x1000
486 #define I40E_AQ_NS_PROXY_DEL_IPV6_0 0x2000
487 #define I40E_AQ_NS_PROXY_ADD_IPV6_1 0x4000
488 #define I40E_AQ_NS_PROXY_DEL_IPV6_1 0x8000
489 #define I40E_AQ_NS_PROXY_COMMAND_SEQ 0x0001
490 #define I40E_AQ_NS_PROXY_INIT_IPV6_TBL 0x0002
491 #define I40E_AQ_NS_PROXY_INIT_MAC_TBL 0x0004
494 u8 local_mac_addr[6];
495 u8 ipv6_addr_0[16]; /* Warning! spec specifies BE byte order */
499 I40E_CHECK_STRUCT_LEN(0x3c, i40e_aqc_ns_proxy_data);
501 /* Manage LAA Command (0x0106) - obsolete */
502 struct i40e_aqc_mng_laa {
503 __le16 command_flags;
504 #define I40E_AQ_LAA_FLAG_WR 0x8000
511 I40E_CHECK_CMD_LENGTH(i40e_aqc_mng_laa);
513 /* Manage MAC Address Read Command (indirect 0x0107) */
514 struct i40e_aqc_mac_address_read {
515 __le16 command_flags;
516 #define I40E_AQC_LAN_ADDR_VALID 0x10
517 #define I40E_AQC_SAN_ADDR_VALID 0x20
518 #define I40E_AQC_PORT_ADDR_VALID 0x40
519 #define I40E_AQC_WOL_ADDR_VALID 0x80
520 #define I40E_AQC_ADDR_VALID_MASK 0xf0
526 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_read);
528 struct i40e_aqc_mac_address_read_data {
535 I40E_CHECK_STRUCT_LEN(24, i40e_aqc_mac_address_read_data);
537 /* Manage MAC Address Write Command (0x0108) */
538 struct i40e_aqc_mac_address_write {
539 __le16 command_flags;
540 #define I40E_AQC_WRITE_TYPE_LAA_ONLY 0x0000
541 #define I40E_AQC_WRITE_TYPE_LAA_WOL 0x4000
542 #define I40E_AQC_WRITE_TYPE_PORT 0x8000
543 #define I40E_AQC_WRITE_TYPE_MASK 0xc000
549 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_write);
551 /* PXE commands (0x011x) */
553 /* Clear PXE Command and response (direct 0x0110) */
554 struct i40e_aqc_clear_pxe {
559 I40E_CHECK_CMD_LENGTH(i40e_aqc_clear_pxe);
561 /* Switch configuration commands (0x02xx) */
563 /* Used by many indirect commands that only pass an seid and a buffer in the
566 struct i40e_aqc_switch_seid {
573 I40E_CHECK_CMD_LENGTH(i40e_aqc_switch_seid);
575 /* Get Switch Configuration command (indirect 0x0200)
576 * uses i40e_aqc_switch_seid for the descriptor
578 struct i40e_aqc_get_switch_config_header_resp {
584 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_config_header_resp);
586 struct i40e_aqc_switch_config_element_resp {
588 #define I40E_AQ_SW_ELEM_TYPE_MAC 1
589 #define I40E_AQ_SW_ELEM_TYPE_PF 2
590 #define I40E_AQ_SW_ELEM_TYPE_VF 3
591 #define I40E_AQ_SW_ELEM_TYPE_EMP 4
592 #define I40E_AQ_SW_ELEM_TYPE_BMC 5
593 #define I40E_AQ_SW_ELEM_TYPE_PV 16
594 #define I40E_AQ_SW_ELEM_TYPE_VEB 17
595 #define I40E_AQ_SW_ELEM_TYPE_PA 18
596 #define I40E_AQ_SW_ELEM_TYPE_VSI 19
598 #define I40E_AQ_SW_ELEM_REV_1 1
601 __le16 downlink_seid;
604 #define I40E_AQ_CONN_TYPE_REGULAR 0x1
605 #define I40E_AQ_CONN_TYPE_DEFAULT 0x2
606 #define I40E_AQ_CONN_TYPE_CASCADED 0x3
611 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_config_element_resp);
613 /* Get Switch Configuration (indirect 0x0200)
614 * an array of elements are returned in the response buffer
615 * the first in the array is the header, remainder are elements
617 struct i40e_aqc_get_switch_config_resp {
618 struct i40e_aqc_get_switch_config_header_resp header;
619 struct i40e_aqc_switch_config_element_resp element[1];
622 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_switch_config_resp);
624 /* Add Statistics (direct 0x0201)
625 * Remove Statistics (direct 0x0202)
627 struct i40e_aqc_add_remove_statistics {
634 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_statistics);
636 /* Set Port Parameters command (direct 0x0203) */
637 struct i40e_aqc_set_port_parameters {
638 __le16 command_flags;
639 #define I40E_AQ_SET_P_PARAMS_SAVE_BAD_PACKETS 1
640 #define I40E_AQ_SET_P_PARAMS_PAD_SHORT_PACKETS 2 /* must set! */
641 #define I40E_AQ_SET_P_PARAMS_DOUBLE_VLAN_ENA 4
642 __le16 bad_frame_vsi;
643 __le16 default_seid; /* reserved for command */
647 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_port_parameters);
649 /* Get Switch Resource Allocation (indirect 0x0204) */
650 struct i40e_aqc_get_switch_resource_alloc {
651 u8 num_entries; /* reserved for command */
657 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_resource_alloc);
659 /* expect an array of these structs in the response buffer */
660 struct i40e_aqc_switch_resource_alloc_element_resp {
662 #define I40E_AQ_RESOURCE_TYPE_VEB 0x0
663 #define I40E_AQ_RESOURCE_TYPE_VSI 0x1
664 #define I40E_AQ_RESOURCE_TYPE_MACADDR 0x2
665 #define I40E_AQ_RESOURCE_TYPE_STAG 0x3
666 #define I40E_AQ_RESOURCE_TYPE_ETAG 0x4
667 #define I40E_AQ_RESOURCE_TYPE_MULTICAST_HASH 0x5
668 #define I40E_AQ_RESOURCE_TYPE_UNICAST_HASH 0x6
669 #define I40E_AQ_RESOURCE_TYPE_VLAN 0x7
670 #define I40E_AQ_RESOURCE_TYPE_VSI_LIST_ENTRY 0x8
671 #define I40E_AQ_RESOURCE_TYPE_ETAG_LIST_ENTRY 0x9
672 #define I40E_AQ_RESOURCE_TYPE_VLAN_STAT_POOL 0xA
673 #define I40E_AQ_RESOURCE_TYPE_MIRROR_RULE 0xB
674 #define I40E_AQ_RESOURCE_TYPE_QUEUE_SETS 0xC
675 #define I40E_AQ_RESOURCE_TYPE_VLAN_FILTERS 0xD
676 #define I40E_AQ_RESOURCE_TYPE_INNER_MAC_FILTERS 0xF
677 #define I40E_AQ_RESOURCE_TYPE_IP_FILTERS 0x10
678 #define I40E_AQ_RESOURCE_TYPE_GRE_VN_KEYS 0x11
679 #define I40E_AQ_RESOURCE_TYPE_VN2_KEYS 0x12
680 #define I40E_AQ_RESOURCE_TYPE_TUNNEL_PORTS 0x13
685 __le16 total_unalloced;
689 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_resource_alloc_element_resp);
691 /* Add VSI (indirect 0x0210)
692 * this indirect command uses struct i40e_aqc_vsi_properties_data
693 * as the indirect buffer (128 bytes)
695 * Update VSI (indirect 0x211)
696 * uses the same data structure as Add VSI
698 * Get VSI (indirect 0x0212)
699 * uses the same completion and data structure as Add VSI
701 struct i40e_aqc_add_get_update_vsi {
704 #define I40E_AQ_VSI_CONN_TYPE_NORMAL 0x1
705 #define I40E_AQ_VSI_CONN_TYPE_DEFAULT 0x2
706 #define I40E_AQ_VSI_CONN_TYPE_CASCADED 0x3
711 #define I40E_AQ_VSI_TYPE_SHIFT 0x0
712 #define I40E_AQ_VSI_TYPE_MASK (0x3 << I40E_AQ_VSI_TYPE_SHIFT)
713 #define I40E_AQ_VSI_TYPE_VF 0x0
714 #define I40E_AQ_VSI_TYPE_VMDQ2 0x1
715 #define I40E_AQ_VSI_TYPE_PF 0x2
716 #define I40E_AQ_VSI_TYPE_EMP_MNG 0x3
717 #define I40E_AQ_VSI_FLAG_CASCADED_PV 0x4
722 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi);
724 struct i40e_aqc_add_get_update_vsi_completion {
733 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi_completion);
735 struct i40e_aqc_vsi_properties_data {
736 /* first 96 byte are written by SW */
737 __le16 valid_sections;
738 #define I40E_AQ_VSI_PROP_SWITCH_VALID 0x0001
739 #define I40E_AQ_VSI_PROP_SECURITY_VALID 0x0002
740 #define I40E_AQ_VSI_PROP_VLAN_VALID 0x0004
741 #define I40E_AQ_VSI_PROP_CAS_PV_VALID 0x0008
742 #define I40E_AQ_VSI_PROP_INGRESS_UP_VALID 0x0010
743 #define I40E_AQ_VSI_PROP_EGRESS_UP_VALID 0x0020
744 #define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID 0x0040
745 #define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID 0x0080
746 #define I40E_AQ_VSI_PROP_OUTER_UP_VALID 0x0100
747 #define I40E_AQ_VSI_PROP_SCHED_VALID 0x0200
749 __le16 switch_id; /* 12bit id combined with flags below */
750 #define I40E_AQ_VSI_SW_ID_SHIFT 0x0000
751 #define I40E_AQ_VSI_SW_ID_MASK (0xFFF << I40E_AQ_VSI_SW_ID_SHIFT)
752 #define I40E_AQ_VSI_SW_ID_FLAG_NOT_STAG 0x1000
753 #define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB 0x2000
754 #define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB 0x4000
756 /* security section */
758 #define I40E_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD 0x01
759 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK 0x02
760 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK 0x04
763 __le16 pvid; /* VLANS include priority bits */
766 #define I40E_AQ_VSI_PVLAN_MODE_SHIFT 0x00
767 #define I40E_AQ_VSI_PVLAN_MODE_MASK (0x03 << \
768 I40E_AQ_VSI_PVLAN_MODE_SHIFT)
769 #define I40E_AQ_VSI_PVLAN_MODE_TAGGED 0x01
770 #define I40E_AQ_VSI_PVLAN_MODE_UNTAGGED 0x02
771 #define I40E_AQ_VSI_PVLAN_MODE_ALL 0x03
772 #define I40E_AQ_VSI_PVLAN_INSERT_PVID 0x04
773 #define I40E_AQ_VSI_PVLAN_EMOD_SHIFT 0x03
774 #define I40E_AQ_VSI_PVLAN_EMOD_MASK (0x3 << \
775 I40E_AQ_VSI_PVLAN_EMOD_SHIFT)
776 #define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH 0x0
777 #define I40E_AQ_VSI_PVLAN_EMOD_STR_UP 0x08
778 #define I40E_AQ_VSI_PVLAN_EMOD_STR 0x10
779 #define I40E_AQ_VSI_PVLAN_EMOD_NOTHING 0x18
780 u8 pvlan_reserved[3];
781 /* ingress egress up sections */
782 __le32 ingress_table; /* bitmap, 3 bits per up */
783 #define I40E_AQ_VSI_UP_TABLE_UP0_SHIFT 0
784 #define I40E_AQ_VSI_UP_TABLE_UP0_MASK (0x7 << \
785 I40E_AQ_VSI_UP_TABLE_UP0_SHIFT)
786 #define I40E_AQ_VSI_UP_TABLE_UP1_SHIFT 3
787 #define I40E_AQ_VSI_UP_TABLE_UP1_MASK (0x7 << \
788 I40E_AQ_VSI_UP_TABLE_UP1_SHIFT)
789 #define I40E_AQ_VSI_UP_TABLE_UP2_SHIFT 6
790 #define I40E_AQ_VSI_UP_TABLE_UP2_MASK (0x7 << \
791 I40E_AQ_VSI_UP_TABLE_UP2_SHIFT)
792 #define I40E_AQ_VSI_UP_TABLE_UP3_SHIFT 9
793 #define I40E_AQ_VSI_UP_TABLE_UP3_MASK (0x7 << \
794 I40E_AQ_VSI_UP_TABLE_UP3_SHIFT)
795 #define I40E_AQ_VSI_UP_TABLE_UP4_SHIFT 12
796 #define I40E_AQ_VSI_UP_TABLE_UP4_MASK (0x7 << \
797 I40E_AQ_VSI_UP_TABLE_UP4_SHIFT)
798 #define I40E_AQ_VSI_UP_TABLE_UP5_SHIFT 15
799 #define I40E_AQ_VSI_UP_TABLE_UP5_MASK (0x7 << \
800 I40E_AQ_VSI_UP_TABLE_UP5_SHIFT)
801 #define I40E_AQ_VSI_UP_TABLE_UP6_SHIFT 18
802 #define I40E_AQ_VSI_UP_TABLE_UP6_MASK (0x7 << \
803 I40E_AQ_VSI_UP_TABLE_UP6_SHIFT)
804 #define I40E_AQ_VSI_UP_TABLE_UP7_SHIFT 21
805 #define I40E_AQ_VSI_UP_TABLE_UP7_MASK (0x7 << \
806 I40E_AQ_VSI_UP_TABLE_UP7_SHIFT)
807 __le32 egress_table; /* same defines as for ingress table */
808 /* cascaded PV section */
811 #define I40E_AQ_VSI_CAS_PV_TAGX_SHIFT 0x00
812 #define I40E_AQ_VSI_CAS_PV_TAGX_MASK (0x03 << \
813 I40E_AQ_VSI_CAS_PV_TAGX_SHIFT)
814 #define I40E_AQ_VSI_CAS_PV_TAGX_LEAVE 0x00
815 #define I40E_AQ_VSI_CAS_PV_TAGX_REMOVE 0x01
816 #define I40E_AQ_VSI_CAS_PV_TAGX_COPY 0x02
817 #define I40E_AQ_VSI_CAS_PV_INSERT_TAG 0x10
818 #define I40E_AQ_VSI_CAS_PV_ETAG_PRUNE 0x20
819 #define I40E_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG 0x40
821 /* queue mapping section */
822 __le16 mapping_flags;
823 #define I40E_AQ_VSI_QUE_MAP_CONTIG 0x0
824 #define I40E_AQ_VSI_QUE_MAP_NONCONTIG 0x1
825 __le16 queue_mapping[16];
826 #define I40E_AQ_VSI_QUEUE_SHIFT 0x0
827 #define I40E_AQ_VSI_QUEUE_MASK (0x7FF << I40E_AQ_VSI_QUEUE_SHIFT)
828 __le16 tc_mapping[8];
829 #define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT 0
830 #define I40E_AQ_VSI_TC_QUE_OFFSET_MASK (0x1FF << \
831 I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT)
832 #define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT 9
833 #define I40E_AQ_VSI_TC_QUE_NUMBER_MASK (0x7 << \
834 I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT)
835 /* queueing option section */
836 u8 queueing_opt_flags;
837 #define I40E_AQ_VSI_QUE_OPT_TCP_ENA 0x10
838 #define I40E_AQ_VSI_QUE_OPT_FCOE_ENA 0x20
839 u8 queueing_opt_reserved[3];
840 /* scheduler section */
843 /* outer up section */
844 __le32 outer_up_table; /* same structure and defines as ingress table */
846 /* last 32 bytes are written by FW */
848 #define I40E_AQ_VSI_QS_HANDLE_INVALID 0xFFFF
849 __le16 stat_counter_idx;
851 u8 resp_reserved[12];
854 I40E_CHECK_STRUCT_LEN(128, i40e_aqc_vsi_properties_data);
856 /* Add Port Virtualizer (direct 0x0220)
857 * also used for update PV (direct 0x0221) but only flags are used
858 * (IS_CTRL_PORT only works on add PV)
860 struct i40e_aqc_add_update_pv {
861 __le16 command_flags;
862 #define I40E_AQC_PV_FLAG_PV_TYPE 0x1
863 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_STAG_EN 0x2
864 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_ETAG_EN 0x4
865 #define I40E_AQC_PV_FLAG_IS_CTRL_PORT 0x8
867 __le16 connected_seid;
871 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv);
873 struct i40e_aqc_add_update_pv_completion {
874 /* reserved for update; for add also encodes error if rc == ENOSPC */
876 #define I40E_AQC_PV_ERR_FLAG_NO_PV 0x1
877 #define I40E_AQC_PV_ERR_FLAG_NO_SCHED 0x2
878 #define I40E_AQC_PV_ERR_FLAG_NO_COUNTER 0x4
879 #define I40E_AQC_PV_ERR_FLAG_NO_ENTRY 0x8
883 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv_completion);
885 /* Get PV Params (direct 0x0222)
886 * uses i40e_aqc_switch_seid for the descriptor
889 struct i40e_aqc_get_pv_params_completion {
892 __le16 pv_flags; /* same flags as add_pv */
893 #define I40E_AQC_GET_PV_PV_TYPE 0x1
894 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_STAG 0x2
895 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_ETAG 0x4
897 __le16 default_port_seid;
900 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_pv_params_completion);
902 /* Add VEB (direct 0x0230) */
903 struct i40e_aqc_add_veb {
905 __le16 downlink_seid;
907 #define I40E_AQC_ADD_VEB_FLOATING 0x1
908 #define I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT 1
909 #define I40E_AQC_ADD_VEB_PORT_TYPE_MASK (0x3 << \
910 I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT)
911 #define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT 0x2
912 #define I40E_AQC_ADD_VEB_PORT_TYPE_DATA 0x4
913 #define I40E_AQC_ADD_VEB_ENABLE_L2_FILTER 0x8
918 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb);
920 struct i40e_aqc_add_veb_completion {
923 /* also encodes error if rc == ENOSPC; codes are the same as add_pv */
925 #define I40E_AQC_VEB_ERR_FLAG_NO_VEB 0x1
926 #define I40E_AQC_VEB_ERR_FLAG_NO_SCHED 0x2
927 #define I40E_AQC_VEB_ERR_FLAG_NO_COUNTER 0x4
928 #define I40E_AQC_VEB_ERR_FLAG_NO_ENTRY 0x8
929 __le16 statistic_index;
934 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb_completion);
936 /* Get VEB Parameters (direct 0x0232)
937 * uses i40e_aqc_switch_seid for the descriptor
939 struct i40e_aqc_get_veb_parameters_completion {
942 __le16 veb_flags; /* only the first/last flags from 0x0230 is valid */
943 __le16 statistic_index;
949 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_veb_parameters_completion);
951 /* Delete Element (direct 0x0243)
952 * uses the generic i40e_aqc_switch_seid
955 /* Add MAC-VLAN (indirect 0x0250) */
957 /* used for the command for most vlan commands */
958 struct i40e_aqc_macvlan {
959 __le16 num_addresses;
961 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT 0
962 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_MASK (0x3FF << \
963 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
964 #define I40E_AQC_MACVLAN_CMD_SEID_VALID 0x8000
969 I40E_CHECK_CMD_LENGTH(i40e_aqc_macvlan);
971 /* indirect data for command and response */
972 struct i40e_aqc_add_macvlan_element_data {
976 #define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH 0x0001
977 #define I40E_AQC_MACVLAN_ADD_HASH_MATCH 0x0002
978 #define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN 0x0004
979 #define I40E_AQC_MACVLAN_ADD_TO_QUEUE 0x0008
981 #define I40E_AQC_MACVLAN_CMD_QUEUE_SHIFT 0
982 #define I40E_AQC_MACVLAN_CMD_QUEUE_MASK (0x7FF << \
983 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
984 /* response section */
986 #define I40E_AQC_MM_PERFECT_MATCH 0x01
987 #define I40E_AQC_MM_HASH_MATCH 0x02
988 #define I40E_AQC_MM_ERR_NO_RES 0xFF
992 struct i40e_aqc_add_remove_macvlan_completion {
993 __le16 perfect_mac_used;
994 __le16 perfect_mac_free;
995 __le16 unicast_hash_free;
996 __le16 multicast_hash_free;
1001 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_macvlan_completion);
1003 /* Remove MAC-VLAN (indirect 0x0251)
1004 * uses i40e_aqc_macvlan for the descriptor
1005 * data points to an array of num_addresses of elements
1008 struct i40e_aqc_remove_macvlan_element_data {
1012 #define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH 0x01
1013 #define I40E_AQC_MACVLAN_DEL_HASH_MATCH 0x02
1014 #define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN 0x08
1015 #define I40E_AQC_MACVLAN_DEL_ALL_VSIS 0x10
1019 #define I40E_AQC_REMOVE_MACVLAN_SUCCESS 0x0
1020 #define I40E_AQC_REMOVE_MACVLAN_FAIL 0xFF
1021 u8 reply_reserved[3];
1024 /* Add VLAN (indirect 0x0252)
1025 * Remove VLAN (indirect 0x0253)
1026 * use the generic i40e_aqc_macvlan for the command
1028 struct i40e_aqc_add_remove_vlan_element_data {
1031 /* flags for add VLAN */
1032 #define I40E_AQC_ADD_VLAN_LOCAL 0x1
1033 #define I40E_AQC_ADD_PVLAN_TYPE_SHIFT 1
1034 #define I40E_AQC_ADD_PVLAN_TYPE_MASK (0x3 << I40E_AQC_ADD_PVLAN_TYPE_SHIFT)
1035 #define I40E_AQC_ADD_PVLAN_TYPE_REGULAR 0x0
1036 #define I40E_AQC_ADD_PVLAN_TYPE_PRIMARY 0x2
1037 #define I40E_AQC_ADD_PVLAN_TYPE_SECONDARY 0x4
1038 #define I40E_AQC_VLAN_PTYPE_SHIFT 3
1039 #define I40E_AQC_VLAN_PTYPE_MASK (0x3 << I40E_AQC_VLAN_PTYPE_SHIFT)
1040 #define I40E_AQC_VLAN_PTYPE_REGULAR_VSI 0x0
1041 #define I40E_AQC_VLAN_PTYPE_PROMISC_VSI 0x8
1042 #define I40E_AQC_VLAN_PTYPE_COMMUNITY_VSI 0x10
1043 #define I40E_AQC_VLAN_PTYPE_ISOLATED_VSI 0x18
1044 /* flags for remove VLAN */
1045 #define I40E_AQC_REMOVE_VLAN_ALL 0x1
1048 /* flags for add VLAN */
1049 #define I40E_AQC_ADD_VLAN_SUCCESS 0x0
1050 #define I40E_AQC_ADD_VLAN_FAIL_REQUEST 0xFE
1051 #define I40E_AQC_ADD_VLAN_FAIL_RESOURCE 0xFF
1052 /* flags for remove VLAN */
1053 #define I40E_AQC_REMOVE_VLAN_SUCCESS 0x0
1054 #define I40E_AQC_REMOVE_VLAN_FAIL 0xFF
1058 struct i40e_aqc_add_remove_vlan_completion {
1066 /* Set VSI Promiscuous Modes (direct 0x0254) */
1067 struct i40e_aqc_set_vsi_promiscuous_modes {
1068 __le16 promiscuous_flags;
1070 /* flags used for both fields above */
1071 #define I40E_AQC_SET_VSI_PROMISC_UNICAST 0x01
1072 #define I40E_AQC_SET_VSI_PROMISC_MULTICAST 0x02
1073 #define I40E_AQC_SET_VSI_PROMISC_BROADCAST 0x04
1074 #define I40E_AQC_SET_VSI_DEFAULT 0x08
1075 #define I40E_AQC_SET_VSI_PROMISC_VLAN 0x10
1077 #define I40E_AQC_VSI_PROM_CMD_SEID_MASK 0x3FF
1079 #define I40E_AQC_SET_VSI_VLAN_VALID 0x8000
1083 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_vsi_promiscuous_modes);
1085 /* Add S/E-tag command (direct 0x0255)
1086 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1088 struct i40e_aqc_add_tag {
1090 #define I40E_AQC_ADD_TAG_FLAG_TO_QUEUE 0x0001
1092 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT 0
1093 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1094 I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT)
1096 __le16 queue_number;
1100 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_tag);
1102 struct i40e_aqc_add_remove_tag_completion {
1108 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_tag_completion);
1110 /* Remove S/E-tag command (direct 0x0256)
1111 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1113 struct i40e_aqc_remove_tag {
1115 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT 0
1116 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1117 I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT)
1122 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_tag);
1124 /* Add multicast E-Tag (direct 0x0257)
1125 * del multicast E-Tag (direct 0x0258) only uses pv_seid and etag fields
1126 * and no external data
1128 struct i40e_aqc_add_remove_mcast_etag {
1131 u8 num_unicast_etags;
1133 __le32 addr_high; /* address of array of 2-byte s-tags */
1137 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag);
1139 struct i40e_aqc_add_remove_mcast_etag_completion {
1141 __le16 mcast_etags_used;
1142 __le16 mcast_etags_free;
1148 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag_completion);
1150 /* Update S/E-Tag (direct 0x0259) */
1151 struct i40e_aqc_update_tag {
1153 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT 0
1154 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1155 I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT)
1161 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag);
1163 struct i40e_aqc_update_tag_completion {
1169 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag_completion);
1171 /* Add Control Packet filter (direct 0x025A)
1172 * Remove Control Packet filter (direct 0x025B)
1173 * uses the i40e_aqc_add_oveb_cloud,
1174 * and the generic direct completion structure
1176 struct i40e_aqc_add_remove_control_packet_filter {
1180 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC 0x0001
1181 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP 0x0002
1182 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TO_QUEUE 0x0004
1183 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX 0x0008
1184 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX 0x0000
1186 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT 0
1187 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_MASK (0x3FF << \
1188 I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT)
1193 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter);
1195 struct i40e_aqc_add_remove_control_packet_filter_completion {
1196 __le16 mac_etype_used;
1198 __le16 mac_etype_free;
1203 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter_completion);
1205 /* Add Cloud filters (indirect 0x025C)
1206 * Remove Cloud filters (indirect 0x025D)
1207 * uses the i40e_aqc_add_remove_cloud_filters,
1208 * and the generic indirect completion structure
1210 struct i40e_aqc_add_remove_cloud_filters {
1214 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT 0
1215 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_MASK (0x3FF << \
1216 I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT)
1222 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_cloud_filters);
1224 struct i40e_aqc_add_remove_cloud_filters_element_data {
1238 #define I40E_AQC_ADD_CLOUD_FILTER_SHIFT 0
1239 #define I40E_AQC_ADD_CLOUD_FILTER_MASK (0x3F << \
1240 I40E_AQC_ADD_CLOUD_FILTER_SHIFT)
1241 /* 0x0000 reserved */
1242 #define I40E_AQC_ADD_CLOUD_FILTER_OIP 0x0001
1243 /* 0x0002 reserved */
1244 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN 0x0003
1245 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID 0x0004
1246 /* 0x0005 reserved */
1247 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID 0x0006
1248 /* 0x0007 reserved */
1249 /* 0x0008 reserved */
1250 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC 0x0009
1251 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC 0x000A
1252 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC 0x000B
1253 #define I40E_AQC_ADD_CLOUD_FILTER_IIP 0x000C
1255 #define I40E_AQC_ADD_CLOUD_FLAGS_TO_QUEUE 0x0080
1256 #define I40E_AQC_ADD_CLOUD_VNK_SHIFT 6
1257 #define I40E_AQC_ADD_CLOUD_VNK_MASK 0x00C0
1258 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV4 0
1259 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV6 0x0100
1261 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT 9
1262 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK 0x1E00
1263 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_XVLAN 0
1264 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NVGRE_OMAC 1
1265 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NGE 2
1266 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_IP 3
1270 __le16 queue_number;
1271 #define I40E_AQC_ADD_CLOUD_QUEUE_SHIFT 0
1272 #define I40E_AQC_ADD_CLOUD_QUEUE_MASK (0x7FF << \
1273 I40E_AQC_ADD_CLOUD_QUEUE_SHIFT)
1275 /* response section */
1276 u8 allocation_result;
1277 #define I40E_AQC_ADD_CLOUD_FILTER_SUCCESS 0x0
1278 #define I40E_AQC_ADD_CLOUD_FILTER_FAIL 0xFF
1279 u8 response_reserved[7];
1282 struct i40e_aqc_remove_cloud_filters_completion {
1283 __le16 perfect_ovlan_used;
1284 __le16 perfect_ovlan_free;
1291 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_cloud_filters_completion);
1293 /* Add Mirror Rule (indirect or direct 0x0260)
1294 * Delete Mirror Rule (indirect or direct 0x0261)
1295 * note: some rule types (4,5) do not use an external buffer.
1296 * take care to set the flags correctly.
1298 struct i40e_aqc_add_delete_mirror_rule {
1301 #define I40E_AQC_MIRROR_RULE_TYPE_SHIFT 0
1302 #define I40E_AQC_MIRROR_RULE_TYPE_MASK (0x7 << \
1303 I40E_AQC_MIRROR_RULE_TYPE_SHIFT)
1304 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_INGRESS 1
1305 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_EGRESS 2
1306 #define I40E_AQC_MIRROR_RULE_TYPE_VLAN 3
1307 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS 4
1308 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS 5
1310 __le16 destination; /* VSI for add, rule id for delete */
1311 __le32 addr_high; /* address of array of 2-byte VSI or VLAN ids */
1315 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule);
1317 struct i40e_aqc_add_delete_mirror_rule_completion {
1319 __le16 rule_id; /* only used on add */
1320 __le16 mirror_rules_used;
1321 __le16 mirror_rules_free;
1326 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule_completion);
1330 /* PFC Ignore (direct 0x0301)
1331 * the command and response use the same descriptor structure
1333 struct i40e_aqc_pfc_ignore {
1335 u8 command_flags; /* unused on response */
1336 #define I40E_AQC_PFC_IGNORE_SET 0x80
1337 #define I40E_AQC_PFC_IGNORE_CLEAR 0x0
1341 I40E_CHECK_CMD_LENGTH(i40e_aqc_pfc_ignore);
1343 /* DCB Update (direct 0x0302) uses the i40e_aq_desc structure
1344 * with no parameters
1347 /* TX scheduler 0x04xx */
1349 /* Almost all the indirect commands use
1350 * this generic struct to pass the SEID in param0
1352 struct i40e_aqc_tx_sched_ind {
1359 I40E_CHECK_CMD_LENGTH(i40e_aqc_tx_sched_ind);
1361 /* Several commands respond with a set of queue set handles */
1362 struct i40e_aqc_qs_handles_resp {
1363 __le16 qs_handles[8];
1366 /* Configure VSI BW limits (direct 0x0400) */
1367 struct i40e_aqc_configure_vsi_bw_limit {
1372 u8 max_credit; /* 0-3, limit = 2^max */
1376 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_vsi_bw_limit);
1378 /* Configure VSI Bandwidth Limit per Traffic Type (indirect 0x0406)
1379 * responds with i40e_aqc_qs_handles_resp
1381 struct i40e_aqc_configure_vsi_ets_sla_bw_data {
1384 __le16 tc_bw_credits[8]; /* FW writesback QS handles here */
1386 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1387 __le16 tc_bw_max[2];
1391 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_vsi_ets_sla_bw_data);
1393 /* Configure VSI Bandwidth Allocation per Traffic Type (indirect 0x0407)
1394 * responds with i40e_aqc_qs_handles_resp
1396 struct i40e_aqc_configure_vsi_tc_bw_data {
1399 u8 tc_bw_credits[8];
1401 __le16 qs_handles[8];
1404 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_vsi_tc_bw_data);
1406 /* Query vsi bw configuration (indirect 0x0408) */
1407 struct i40e_aqc_query_vsi_bw_config_resp {
1409 u8 tc_suspended_bits;
1411 __le16 qs_handles[8];
1413 __le16 port_bw_limit;
1415 u8 max_bw; /* 0-3, limit = 2^max */
1419 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_vsi_bw_config_resp);
1421 /* Query VSI Bandwidth Allocation per Traffic Type (indirect 0x040A) */
1422 struct i40e_aqc_query_vsi_ets_sla_config_resp {
1425 u8 share_credits[8];
1428 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1429 __le16 tc_bw_max[2];
1432 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_vsi_ets_sla_config_resp);
1434 /* Configure Switching Component Bandwidth Limit (direct 0x0410) */
1435 struct i40e_aqc_configure_switching_comp_bw_limit {
1440 u8 max_bw; /* 0-3, limit = 2^max */
1444 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_switching_comp_bw_limit);
1446 /* Enable Physical Port ETS (indirect 0x0413)
1447 * Modify Physical Port ETS (indirect 0x0414)
1448 * Disable Physical Port ETS (indirect 0x0415)
1450 struct i40e_aqc_configure_switching_comp_ets_data {
1454 #define I40E_AQ_ETS_SEEPAGE_EN_MASK 0x1
1455 u8 tc_strict_priority_flags;
1457 u8 tc_bw_share_credits[8];
1461 I40E_CHECK_STRUCT_LEN(0x80, i40e_aqc_configure_switching_comp_ets_data);
1463 /* Configure Switching Component Bandwidth Limits per Tc (indirect 0x0416) */
1464 struct i40e_aqc_configure_switching_comp_ets_bw_limit_data {
1467 __le16 tc_bw_credit[8];
1469 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1470 __le16 tc_bw_max[2];
1474 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_switching_comp_ets_bw_limit_data);
1476 /* Configure Switching Component Bandwidth Allocation per Tc
1479 struct i40e_aqc_configure_switching_comp_bw_config_data {
1482 u8 absolute_credits; /* bool */
1483 u8 tc_bw_share_credits[8];
1487 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_switching_comp_bw_config_data);
1489 /* Query Switching Component Configuration (indirect 0x0418) */
1490 struct i40e_aqc_query_switching_comp_ets_config_resp {
1493 __le16 port_bw_limit;
1495 u8 tc_bw_max; /* 0-3, limit = 2^max */
1499 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_switching_comp_ets_config_resp);
1501 /* Query PhysicalPort ETS Configuration (indirect 0x0419) */
1502 struct i40e_aqc_query_port_ets_config_resp {
1506 u8 tc_strict_priority_bits;
1508 u8 tc_bw_share_credits[8];
1509 __le16 tc_bw_limits[8];
1511 /* 4 bits per tc 0-7, 4th bit reserved, limit = 2^max */
1512 __le16 tc_bw_max[2];
1516 I40E_CHECK_STRUCT_LEN(0x44, i40e_aqc_query_port_ets_config_resp);
1518 /* Query Switching Component Bandwidth Allocation per Traffic Type
1521 struct i40e_aqc_query_switching_comp_bw_config_resp {
1524 u8 absolute_credits_enable; /* bool */
1525 u8 tc_bw_share_credits[8];
1526 __le16 tc_bw_limits[8];
1528 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1529 __le16 tc_bw_max[2];
1532 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_switching_comp_bw_config_resp);
1534 /* Suspend/resume port TX traffic
1535 * (direct 0x041B and 0x041C) uses the generic SEID struct
1538 /* Configure partition BW
1541 struct i40e_aqc_configure_partition_bw_data {
1542 __le16 pf_valid_bits;
1543 u8 min_bw[16]; /* guaranteed bandwidth */
1544 u8 max_bw[16]; /* bandwidth limit */
1547 I40E_CHECK_STRUCT_LEN(0x22, i40e_aqc_configure_partition_bw_data);
1549 /* Get and set the active HMC resource profile and status.
1550 * (direct 0x0500) and (direct 0x0501)
1552 struct i40e_aq_get_set_hmc_resource_profile {
1558 I40E_CHECK_CMD_LENGTH(i40e_aq_get_set_hmc_resource_profile);
1560 enum i40e_aq_hmc_profile {
1561 /* I40E_HMC_PROFILE_NO_CHANGE = 0, reserved */
1562 I40E_HMC_PROFILE_DEFAULT = 1,
1563 I40E_HMC_PROFILE_FAVOR_VF = 2,
1564 I40E_HMC_PROFILE_EQUAL = 3,
1567 #define I40E_AQ_GET_HMC_RESOURCE_PROFILE_PM_MASK 0xF
1568 #define I40E_AQ_GET_HMC_RESOURCE_PROFILE_COUNT_MASK 0x3F
1570 /* Get PHY Abilities (indirect 0x0600) uses the generic indirect struct */
1572 /* set in param0 for get phy abilities to report qualified modules */
1573 #define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES 0x0001
1574 #define I40E_AQ_PHY_REPORT_INITIAL_VALUES 0x0002
1576 enum i40e_aq_phy_type {
1577 I40E_PHY_TYPE_SGMII = 0x0,
1578 I40E_PHY_TYPE_1000BASE_KX = 0x1,
1579 I40E_PHY_TYPE_10GBASE_KX4 = 0x2,
1580 I40E_PHY_TYPE_10GBASE_KR = 0x3,
1581 I40E_PHY_TYPE_40GBASE_KR4 = 0x4,
1582 I40E_PHY_TYPE_XAUI = 0x5,
1583 I40E_PHY_TYPE_XFI = 0x6,
1584 I40E_PHY_TYPE_SFI = 0x7,
1585 I40E_PHY_TYPE_XLAUI = 0x8,
1586 I40E_PHY_TYPE_XLPPI = 0x9,
1587 I40E_PHY_TYPE_40GBASE_CR4_CU = 0xA,
1588 I40E_PHY_TYPE_10GBASE_CR1_CU = 0xB,
1589 I40E_PHY_TYPE_10GBASE_AOC = 0xC,
1590 I40E_PHY_TYPE_40GBASE_AOC = 0xD,
1591 I40E_PHY_TYPE_100BASE_TX = 0x11,
1592 I40E_PHY_TYPE_1000BASE_T = 0x12,
1593 I40E_PHY_TYPE_10GBASE_T = 0x13,
1594 I40E_PHY_TYPE_10GBASE_SR = 0x14,
1595 I40E_PHY_TYPE_10GBASE_LR = 0x15,
1596 I40E_PHY_TYPE_10GBASE_SFPP_CU = 0x16,
1597 I40E_PHY_TYPE_10GBASE_CR1 = 0x17,
1598 I40E_PHY_TYPE_40GBASE_CR4 = 0x18,
1599 I40E_PHY_TYPE_40GBASE_SR4 = 0x19,
1600 I40E_PHY_TYPE_40GBASE_LR4 = 0x1A,
1601 I40E_PHY_TYPE_1000BASE_SX = 0x1B,
1602 I40E_PHY_TYPE_1000BASE_LX = 0x1C,
1603 I40E_PHY_TYPE_1000BASE_T_OPTICAL = 0x1D,
1604 I40E_PHY_TYPE_20GBASE_KR2 = 0x1E,
1608 #define I40E_LINK_SPEED_100MB_SHIFT 0x1
1609 #define I40E_LINK_SPEED_1000MB_SHIFT 0x2
1610 #define I40E_LINK_SPEED_10GB_SHIFT 0x3
1611 #define I40E_LINK_SPEED_40GB_SHIFT 0x4
1612 #define I40E_LINK_SPEED_20GB_SHIFT 0x5
1614 enum i40e_aq_link_speed {
1615 I40E_LINK_SPEED_UNKNOWN = 0,
1616 I40E_LINK_SPEED_100MB = (1 << I40E_LINK_SPEED_100MB_SHIFT),
1617 I40E_LINK_SPEED_1GB = (1 << I40E_LINK_SPEED_1000MB_SHIFT),
1618 I40E_LINK_SPEED_10GB = (1 << I40E_LINK_SPEED_10GB_SHIFT),
1619 I40E_LINK_SPEED_40GB = (1 << I40E_LINK_SPEED_40GB_SHIFT),
1620 I40E_LINK_SPEED_20GB = (1 << I40E_LINK_SPEED_20GB_SHIFT)
1623 struct i40e_aqc_module_desc {
1631 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_module_desc);
1633 struct i40e_aq_get_phy_abilities_resp {
1634 __le32 phy_type; /* bitmap using the above enum for offsets */
1635 u8 link_speed; /* bitmap using the above enum bit patterns */
1637 #define I40E_AQ_PHY_FLAG_PAUSE_TX 0x01
1638 #define I40E_AQ_PHY_FLAG_PAUSE_RX 0x02
1639 #define I40E_AQ_PHY_FLAG_LOW_POWER 0x04
1640 #define I40E_AQ_PHY_LINK_ENABLED 0x08
1641 #define I40E_AQ_PHY_AN_ENABLED 0x10
1642 #define I40E_AQ_PHY_FLAG_MODULE_QUAL 0x20
1643 __le16 eee_capability;
1644 #define I40E_AQ_EEE_100BASE_TX 0x0002
1645 #define I40E_AQ_EEE_1000BASE_T 0x0004
1646 #define I40E_AQ_EEE_10GBASE_T 0x0008
1647 #define I40E_AQ_EEE_1000BASE_KX 0x0010
1648 #define I40E_AQ_EEE_10GBASE_KX4 0x0020
1649 #define I40E_AQ_EEE_10GBASE_KR 0x0040
1652 #define I40E_AQ_SET_PHY_D3_LPAN_ENA 0x01
1656 u8 qualified_module_count;
1657 #define I40E_AQ_PHY_MAX_QMS 16
1658 struct i40e_aqc_module_desc qualified_module[I40E_AQ_PHY_MAX_QMS];
1661 I40E_CHECK_STRUCT_LEN(0x218, i40e_aq_get_phy_abilities_resp);
1663 /* Set PHY Config (direct 0x0601) */
1664 struct i40e_aq_set_phy_config { /* same bits as above in all */
1668 /* bits 0-2 use the values from get_phy_abilities_resp */
1669 #define I40E_AQ_PHY_ENABLE_LINK 0x08
1670 #define I40E_AQ_PHY_ENABLE_AN 0x10
1671 #define I40E_AQ_PHY_ENABLE_ATOMIC_LINK 0x20
1672 __le16 eee_capability;
1678 I40E_CHECK_CMD_LENGTH(i40e_aq_set_phy_config);
1680 /* Set MAC Config command data structure (direct 0x0603) */
1681 struct i40e_aq_set_mac_config {
1682 __le16 max_frame_size;
1684 #define I40E_AQ_SET_MAC_CONFIG_CRC_EN 0x04
1685 #define I40E_AQ_SET_MAC_CONFIG_PACING_MASK 0x78
1686 #define I40E_AQ_SET_MAC_CONFIG_PACING_SHIFT 3
1687 #define I40E_AQ_SET_MAC_CONFIG_PACING_NONE 0x0
1688 #define I40E_AQ_SET_MAC_CONFIG_PACING_1B_13TX 0xF
1689 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_9TX 0x9
1690 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_4TX 0x8
1691 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_7TX 0x7
1692 #define I40E_AQ_SET_MAC_CONFIG_PACING_2DW_3TX 0x6
1693 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_1TX 0x5
1694 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_2TX 0x4
1695 #define I40E_AQ_SET_MAC_CONFIG_PACING_7DW_3TX 0x3
1696 #define I40E_AQ_SET_MAC_CONFIG_PACING_4DW_1TX 0x2
1697 #define I40E_AQ_SET_MAC_CONFIG_PACING_9DW_1TX 0x1
1698 u8 tx_timer_priority; /* bitmap */
1699 __le16 tx_timer_value;
1700 __le16 fc_refresh_threshold;
1704 I40E_CHECK_CMD_LENGTH(i40e_aq_set_mac_config);
1706 /* Restart Auto-Negotiation (direct 0x605) */
1707 struct i40e_aqc_set_link_restart_an {
1709 #define I40E_AQ_PHY_RESTART_AN 0x02
1710 #define I40E_AQ_PHY_LINK_ENABLE 0x04
1714 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_link_restart_an);
1716 /* Get Link Status cmd & response data structure (direct 0x0607) */
1717 struct i40e_aqc_get_link_status {
1718 __le16 command_flags; /* only field set on command */
1719 #define I40E_AQ_LSE_MASK 0x3
1720 #define I40E_AQ_LSE_NOP 0x0
1721 #define I40E_AQ_LSE_DISABLE 0x2
1722 #define I40E_AQ_LSE_ENABLE 0x3
1723 /* only response uses this flag */
1724 #define I40E_AQ_LSE_IS_ENABLED 0x1
1725 u8 phy_type; /* i40e_aq_phy_type */
1726 u8 link_speed; /* i40e_aq_link_speed */
1728 #define I40E_AQ_LINK_UP 0x01
1729 #define I40E_AQ_LINK_FAULT 0x02
1730 #define I40E_AQ_LINK_FAULT_TX 0x04
1731 #define I40E_AQ_LINK_FAULT_RX 0x08
1732 #define I40E_AQ_LINK_FAULT_REMOTE 0x10
1733 #define I40E_AQ_MEDIA_AVAILABLE 0x40
1734 #define I40E_AQ_SIGNAL_DETECT 0x80
1736 #define I40E_AQ_AN_COMPLETED 0x01
1737 #define I40E_AQ_LP_AN_ABILITY 0x02
1738 #define I40E_AQ_PD_FAULT 0x04
1739 #define I40E_AQ_FEC_EN 0x08
1740 #define I40E_AQ_PHY_LOW_POWER 0x10
1741 #define I40E_AQ_LINK_PAUSE_TX 0x20
1742 #define I40E_AQ_LINK_PAUSE_RX 0x40
1743 #define I40E_AQ_QUALIFIED_MODULE 0x80
1745 #define I40E_AQ_LINK_PHY_TEMP_ALARM 0x01
1746 #define I40E_AQ_LINK_XCESSIVE_ERRORS 0x02
1747 #define I40E_AQ_LINK_TX_SHIFT 0x02
1748 #define I40E_AQ_LINK_TX_MASK (0x03 << I40E_AQ_LINK_TX_SHIFT)
1749 #define I40E_AQ_LINK_TX_ACTIVE 0x00
1750 #define I40E_AQ_LINK_TX_DRAINED 0x01
1751 #define I40E_AQ_LINK_TX_FLUSHED 0x03
1752 #define I40E_AQ_LINK_FORCED_40G 0x10
1753 u8 loopback; /* use defines from i40e_aqc_set_lb_mode */
1754 __le16 max_frame_size;
1756 #define I40E_AQ_CONFIG_CRC_ENA 0x04
1757 #define I40E_AQ_CONFIG_PACING_MASK 0x78
1761 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);
1763 /* Set event mask command (direct 0x613) */
1764 struct i40e_aqc_set_phy_int_mask {
1767 #define I40E_AQ_EVENT_LINK_UPDOWN 0x0002
1768 #define I40E_AQ_EVENT_MEDIA_NA 0x0004
1769 #define I40E_AQ_EVENT_LINK_FAULT 0x0008
1770 #define I40E_AQ_EVENT_PHY_TEMP_ALARM 0x0010
1771 #define I40E_AQ_EVENT_EXCESSIVE_ERRORS 0x0020
1772 #define I40E_AQ_EVENT_SIGNAL_DETECT 0x0040
1773 #define I40E_AQ_EVENT_AN_COMPLETED 0x0080
1774 #define I40E_AQ_EVENT_MODULE_QUAL_FAIL 0x0100
1775 #define I40E_AQ_EVENT_PORT_TX_SUSPENDED 0x0200
1779 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_int_mask);
1781 /* Get Local AN advt register (direct 0x0614)
1782 * Set Local AN advt register (direct 0x0615)
1783 * Get Link Partner AN advt register (direct 0x0616)
1785 struct i40e_aqc_an_advt_reg {
1786 __le32 local_an_reg0;
1787 __le16 local_an_reg1;
1791 I40E_CHECK_CMD_LENGTH(i40e_aqc_an_advt_reg);
1793 /* Set Loopback mode (0x0618) */
1794 struct i40e_aqc_set_lb_mode {
1796 #define I40E_AQ_LB_PHY_LOCAL 0x01
1797 #define I40E_AQ_LB_PHY_REMOTE 0x02
1798 #define I40E_AQ_LB_MAC_LOCAL 0x04
1802 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_lb_mode);
1804 /* Set PHY Debug command (0x0622) */
1805 struct i40e_aqc_set_phy_debug {
1807 #define I40E_AQ_PHY_DEBUG_RESET_INTERNAL 0x02
1808 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT 2
1809 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_MASK (0x03 << \
1810 I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT)
1811 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_NONE 0x00
1812 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_HARD 0x01
1813 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SOFT 0x02
1814 #define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW 0x10
1818 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_debug);
1820 enum i40e_aq_phy_reg_type {
1821 I40E_AQC_PHY_REG_INTERNAL = 0x1,
1822 I40E_AQC_PHY_REG_EXERNAL_BASET = 0x2,
1823 I40E_AQC_PHY_REG_EXERNAL_MODULE = 0x3
1826 /* NVM Read command (indirect 0x0701)
1827 * NVM Erase commands (direct 0x0702)
1828 * NVM Update commands (indirect 0x0703)
1830 struct i40e_aqc_nvm_update {
1832 #define I40E_AQ_NVM_LAST_CMD 0x01
1833 #define I40E_AQ_NVM_FLASH_ONLY 0x80
1841 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_update);
1843 /* NVM Config Read (indirect 0x0704) */
1844 struct i40e_aqc_nvm_config_read {
1846 #define I40E_AQ_ANVM_SINGLE_OR_MULTIPLE_FEATURES_MASK 1
1847 #define I40E_AQ_ANVM_READ_SINGLE_FEATURE 0
1848 #define I40E_AQ_ANVM_READ_MULTIPLE_FEATURES 1
1849 __le16 element_count;
1850 __le16 element_id; /* Feature/field ID */
1851 __le16 element_id_msw; /* MSWord of field ID */
1852 __le32 address_high;
1856 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_read);
1858 /* NVM Config Write (indirect 0x0705) */
1859 struct i40e_aqc_nvm_config_write {
1861 __le16 element_count;
1863 __le32 address_high;
1867 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_write);
1869 /* Used for 0x0704 as well as for 0x0705 commands */
1870 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT 1
1871 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_MASK (1 << I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT)
1872 #define I40E_AQ_ANVM_FEATURE 0
1873 #define I40E_AQ_ANVM_IMMEDIATE_FIELD (1 << FEATURE_OR_IMMEDIATE_SHIFT)
1874 struct i40e_aqc_nvm_config_data_feature {
1876 #define I40E_AQ_ANVM_FEATURE_OPTION_OEM_ONLY 0x01
1877 #define I40E_AQ_ANVM_FEATURE_OPTION_DWORD_MAP 0x08
1878 #define I40E_AQ_ANVM_FEATURE_OPTION_POR_CSR 0x10
1879 __le16 feature_options;
1880 __le16 feature_selection;
1883 I40E_CHECK_STRUCT_LEN(0x6, i40e_aqc_nvm_config_data_feature);
1885 struct i40e_aqc_nvm_config_data_immediate_field {
1888 __le16 field_options;
1892 I40E_CHECK_STRUCT_LEN(0xc, i40e_aqc_nvm_config_data_immediate_field);
1894 /* Send to PF command (indirect 0x0801) id is only used by PF
1895 * Send to VF command (indirect 0x0802) id is only used by PF
1896 * Send to Peer PF command (indirect 0x0803)
1898 struct i40e_aqc_pf_vf_message {
1905 I40E_CHECK_CMD_LENGTH(i40e_aqc_pf_vf_message);
1907 /* Alternate structure */
1909 /* Direct write (direct 0x0900)
1910 * Direct read (direct 0x0902)
1912 struct i40e_aqc_alternate_write {
1919 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write);
1921 /* Indirect write (indirect 0x0901)
1922 * Indirect read (indirect 0x0903)
1925 struct i40e_aqc_alternate_ind_write {
1932 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_ind_write);
1934 /* Done alternate write (direct 0x0904)
1937 struct i40e_aqc_alternate_write_done {
1939 #define I40E_AQ_ALTERNATE_MODE_BIOS_MASK 1
1940 #define I40E_AQ_ALTERNATE_MODE_BIOS_LEGACY 0
1941 #define I40E_AQ_ALTERNATE_MODE_BIOS_UEFI 1
1942 #define I40E_AQ_ALTERNATE_RESET_NEEDED 2
1946 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write_done);
1948 /* Set OEM mode (direct 0x0905) */
1949 struct i40e_aqc_alternate_set_mode {
1951 #define I40E_AQ_ALTERNATE_MODE_NONE 0
1952 #define I40E_AQ_ALTERNATE_MODE_OEM 1
1956 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_set_mode);
1958 /* Clear port Alternate RAM (direct 0x0906) uses i40e_aq_desc */
1960 /* async events 0x10xx */
1962 /* Lan Queue Overflow Event (direct, 0x1001) */
1963 struct i40e_aqc_lan_overflow {
1964 __le32 prtdcb_rupto;
1969 I40E_CHECK_CMD_LENGTH(i40e_aqc_lan_overflow);
1971 /* Get LLDP MIB (indirect 0x0A00) */
1972 struct i40e_aqc_lldp_get_mib {
1975 #define I40E_AQ_LLDP_MIB_TYPE_MASK 0x3
1976 #define I40E_AQ_LLDP_MIB_LOCAL 0x0
1977 #define I40E_AQ_LLDP_MIB_REMOTE 0x1
1978 #define I40E_AQ_LLDP_MIB_LOCAL_AND_REMOTE 0x2
1979 #define I40E_AQ_LLDP_BRIDGE_TYPE_MASK 0xC
1980 #define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT 0x2
1981 #define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE 0x0
1982 #define I40E_AQ_LLDP_BRIDGE_TYPE_NON_TPMR 0x1
1983 #define I40E_AQ_LLDP_TX_SHIFT 0x4
1984 #define I40E_AQ_LLDP_TX_MASK (0x03 << I40E_AQ_LLDP_TX_SHIFT)
1985 /* TX pause flags use I40E_AQ_LINK_TX_* above */
1993 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_get_mib);
1995 /* Configure LLDP MIB Change Event (direct 0x0A01)
1996 * also used for the event (with type in the command field)
1998 struct i40e_aqc_lldp_update_mib {
2000 #define I40E_AQ_LLDP_MIB_UPDATE_ENABLE 0x0
2001 #define I40E_AQ_LLDP_MIB_UPDATE_DISABLE 0x1
2007 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_mib);
2009 /* Add LLDP TLV (indirect 0x0A02)
2010 * Delete LLDP TLV (indirect 0x0A04)
2012 struct i40e_aqc_lldp_add_tlv {
2013 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2021 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_add_tlv);
2023 /* Update LLDP TLV (indirect 0x0A03) */
2024 struct i40e_aqc_lldp_update_tlv {
2025 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2034 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_tlv);
2036 /* Stop LLDP (direct 0x0A05) */
2037 struct i40e_aqc_lldp_stop {
2039 #define I40E_AQ_LLDP_AGENT_STOP 0x0
2040 #define I40E_AQ_LLDP_AGENT_SHUTDOWN 0x1
2044 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop);
2046 /* Start LLDP (direct 0x0A06) */
2048 struct i40e_aqc_lldp_start {
2050 #define I40E_AQ_LLDP_AGENT_START 0x1
2054 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_start);
2056 /* Get CEE DCBX Oper Config (0x0A07)
2057 * uses the generic descriptor struct
2058 * returns below as indirect response
2061 #define I40E_AQC_CEE_APP_FCOE_SHIFT 0x0
2062 #define I40E_AQC_CEE_APP_FCOE_MASK (0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)
2063 #define I40E_AQC_CEE_APP_ISCSI_SHIFT 0x3
2064 #define I40E_AQC_CEE_APP_ISCSI_MASK (0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)
2065 #define I40E_AQC_CEE_APP_FIP_SHIFT 0x8
2066 #define I40E_AQC_CEE_APP_FIP_MASK (0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)
2067 #define I40E_AQC_CEE_PG_STATUS_SHIFT 0x0
2068 #define I40E_AQC_CEE_PG_STATUS_MASK (0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)
2069 #define I40E_AQC_CEE_PFC_STATUS_SHIFT 0x3
2070 #define I40E_AQC_CEE_PFC_STATUS_MASK (0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)
2071 #define I40E_AQC_CEE_APP_STATUS_SHIFT 0x8
2072 #define I40E_AQC_CEE_APP_STATUS_MASK (0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)
2073 struct i40e_aqc_get_cee_dcb_cfg_v1_resp {
2081 __le16 oper_app_prio;
2086 I40E_CHECK_STRUCT_LEN(0x18, i40e_aqc_get_cee_dcb_cfg_v1_resp);
2088 struct i40e_aqc_get_cee_dcb_cfg_resp {
2093 __le16 oper_app_prio;
2098 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_cee_dcb_cfg_resp);
2100 /* Set Local LLDP MIB (indirect 0x0A08)
2101 * Used to replace the local MIB of a given LLDP agent. e.g. DCBx
2103 struct i40e_aqc_lldp_set_local_mib {
2104 #define SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT 0
2105 #define SET_LOCAL_MIB_AC_TYPE_DCBX_MASK (1 << SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT)
2110 __le32 address_high;
2114 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_set_local_mib);
2116 /* Stop/Start LLDP Agent (direct 0x0A09)
2117 * Used for stopping/starting specific LLDP agent. e.g. DCBx
2119 struct i40e_aqc_lldp_stop_start_specific_agent {
2120 #define I40E_AQC_START_SPECIFIC_AGENT_SHIFT 0
2121 #define I40E_AQC_START_SPECIFIC_AGENT_MASK (1 << I40E_AQC_START_SPECIFIC_AGENT_SHIFT)
2126 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop_start_specific_agent);
2128 /* Add Udp Tunnel command and completion (direct 0x0B00) */
2129 struct i40e_aqc_add_udp_tunnel {
2133 #define I40E_AQC_TUNNEL_TYPE_VXLAN 0x00
2134 #define I40E_AQC_TUNNEL_TYPE_NGE 0x01
2135 #define I40E_AQC_TUNNEL_TYPE_TEREDO 0x10
2139 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel);
2141 struct i40e_aqc_add_udp_tunnel_completion {
2143 u8 filter_entry_index;
2145 #define I40E_AQC_SINGLE_PF 0x0
2146 #define I40E_AQC_MULTIPLE_PFS 0x1
2151 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel_completion);
2153 /* remove UDP Tunnel command (0x0B01) */
2154 struct i40e_aqc_remove_udp_tunnel {
2156 u8 index; /* 0 to 15 */
2160 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_udp_tunnel);
2162 struct i40e_aqc_del_udp_tunnel_completion {
2164 u8 index; /* 0 to 15 */
2166 u8 total_filters_used;
2170 I40E_CHECK_CMD_LENGTH(i40e_aqc_del_udp_tunnel_completion);
2172 /* tunnel key structure 0x0B10 */
2174 struct i40e_aqc_tunnel_key_structure {
2177 u8 key1_len; /* 0 to 15 */
2178 u8 key2_len; /* 0 to 15 */
2180 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDE 0x01
2181 /* response flags */
2182 #define I40E_AQC_TUNNEL_KEY_STRUCT_SUCCESS 0x01
2183 #define I40E_AQC_TUNNEL_KEY_STRUCT_MODIFIED 0x02
2184 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDDEN 0x03
2185 u8 network_key_index;
2186 #define I40E_AQC_NETWORK_KEY_INDEX_VXLAN 0x0
2187 #define I40E_AQC_NETWORK_KEY_INDEX_NGE 0x1
2188 #define I40E_AQC_NETWORK_KEY_INDEX_FLEX_MAC_IN_UDP 0x2
2189 #define I40E_AQC_NETWORK_KEY_INDEX_GRE 0x3
2193 I40E_CHECK_CMD_LENGTH(i40e_aqc_tunnel_key_structure);
2195 /* OEM mode commands (direct 0xFE0x) */
2196 struct i40e_aqc_oem_param_change {
2198 #define I40E_AQ_OEM_PARAM_TYPE_PF_CTL 0
2199 #define I40E_AQ_OEM_PARAM_TYPE_BW_CTL 1
2200 #define I40E_AQ_OEM_PARAM_MAC 2
2201 __le32 param_value1;
2202 __le16 param_value2;
2206 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_param_change);
2208 struct i40e_aqc_oem_state_change {
2210 #define I40E_AQ_OEM_STATE_LINK_DOWN 0x0
2211 #define I40E_AQ_OEM_STATE_LINK_UP 0x1
2215 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_state_change);
2217 /* Initialize OCSD (0xFE02, direct) */
2218 struct i40e_aqc_opc_oem_ocsd_initialize {
2221 __le32 ocsd_memory_block_addr_high;
2222 __le32 ocsd_memory_block_addr_low;
2223 __le32 requested_update_interval;
2226 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocsd_initialize);
2228 /* Initialize OCBB (0xFE03, direct) */
2229 struct i40e_aqc_opc_oem_ocbb_initialize {
2232 __le32 ocbb_memory_block_addr_high;
2233 __le32 ocbb_memory_block_addr_low;
2237 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocbb_initialize);
2239 /* debug commands */
2241 /* get device id (0xFF00) uses the generic structure */
2243 /* set test more (0xFF01, internal) */
2245 struct i40e_acq_set_test_mode {
2247 #define I40E_AQ_TEST_PARTIAL 0
2248 #define I40E_AQ_TEST_FULL 1
2249 #define I40E_AQ_TEST_NVM 2
2252 #define I40E_AQ_TEST_OPEN 0
2253 #define I40E_AQ_TEST_CLOSE 1
2254 #define I40E_AQ_TEST_INC 2
2256 __le32 address_high;
2260 I40E_CHECK_CMD_LENGTH(i40e_acq_set_test_mode);
2262 /* Debug Read Register command (0xFF03)
2263 * Debug Write Register command (0xFF04)
2265 struct i40e_aqc_debug_reg_read_write {
2272 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_reg_read_write);
2274 /* Scatter/gather Reg Read (indirect 0xFF05)
2275 * Scatter/gather Reg Write (indirect 0xFF06)
2278 /* i40e_aq_desc is used for the command */
2279 struct i40e_aqc_debug_reg_sg_element_data {
2284 /* Debug Modify register (direct 0xFF07) */
2285 struct i40e_aqc_debug_modify_reg {
2292 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_reg);
2294 /* dump internal data (0xFF08, indirect) */
2296 #define I40E_AQ_CLUSTER_ID_AUX 0
2297 #define I40E_AQ_CLUSTER_ID_SWITCH_FLU 1
2298 #define I40E_AQ_CLUSTER_ID_TXSCHED 2
2299 #define I40E_AQ_CLUSTER_ID_HMC 3
2300 #define I40E_AQ_CLUSTER_ID_MAC0 4
2301 #define I40E_AQ_CLUSTER_ID_MAC1 5
2302 #define I40E_AQ_CLUSTER_ID_MAC2 6
2303 #define I40E_AQ_CLUSTER_ID_MAC3 7
2304 #define I40E_AQ_CLUSTER_ID_DCB 8
2305 #define I40E_AQ_CLUSTER_ID_EMP_MEM 9
2306 #define I40E_AQ_CLUSTER_ID_PKT_BUF 10
2307 #define I40E_AQ_CLUSTER_ID_ALTRAM 11
2309 struct i40e_aqc_debug_dump_internals {
2314 __le32 address_high;
2318 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_dump_internals);
2320 struct i40e_aqc_debug_modify_internals {
2322 u8 cluster_specific_params[7];
2323 __le32 address_high;
2327 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_internals);