2 * Copyright (c) 2009-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
33 #ifndef _SYS_SIENA_IMPL_H
34 #define _SYS_SIENA_IMPL_H
39 #include "siena_flash.h"
45 #define SIENA_NVRAM_CHUNK 0x80
47 extern __checkReturn efx_rc_t
51 extern __checkReturn efx_rc_t
55 extern __checkReturn efx_rc_t
61 extern efx_sram_pattern_fn_t __efx_sram_pattern_fns[];
63 typedef struct siena_register_set_s {
68 } siena_register_set_t;
70 extern __checkReturn efx_rc_t
71 siena_nic_register_test(
74 #endif /* EFSYS_OPT_DIAG */
84 #define SIENA_SRAM_ROWS 0x12000
92 extern __checkReturn efx_rc_t
95 __in efx_sram_pattern_fn_t func);
97 #endif /* EFSYS_OPT_DIAG */
101 extern __checkReturn efx_rc_t
104 __in const efx_mcdi_transport_t *mtp);
107 siena_mcdi_send_request(
109 __in_bcount(hdr_len) void *hdrp,
111 __in_bcount(sdu_len) void *sdup,
112 __in size_t sdu_len);
114 extern __checkReturn boolean_t
115 siena_mcdi_poll_response(
116 __in efx_nic_t *enp);
119 siena_mcdi_read_response(
121 __out_bcount(length) void *bufferp,
126 siena_mcdi_poll_reboot(
127 __in efx_nic_t *enp);
131 __in efx_nic_t *enp);
133 extern __checkReturn efx_rc_t
134 siena_mcdi_feature_supported(
136 __in efx_mcdi_feature_id_t id,
137 __out boolean_t *supportedp);
140 siena_mcdi_get_timeout(
142 __in efx_mcdi_req_t *emrp,
143 __out uint32_t *timeoutp);
145 #endif /* EFSYS_OPT_MCDI */
147 #if EFSYS_OPT_NVRAM || EFSYS_OPT_VPD
149 extern __checkReturn efx_rc_t
150 siena_nvram_partn_lock(
152 __in uint32_t partn);
154 extern __checkReturn efx_rc_t
155 siena_nvram_partn_unlock(
157 __in uint32_t partn);
159 extern __checkReturn efx_rc_t
160 siena_nvram_get_dynamic_cfg(
164 __out siena_mc_dynamic_config_hdr_t **dcfgp,
165 __out size_t *sizep);
167 #endif /* EFSYS_OPT_VPD || EFSYS_OPT_NVRAM */
173 extern __checkReturn efx_rc_t
175 __in efx_nic_t *enp);
177 #endif /* EFSYS_OPT_DIAG */
179 extern __checkReturn efx_rc_t
180 siena_nvram_get_subtype(
183 __out uint32_t *subtypep);
185 extern __checkReturn efx_rc_t
186 siena_nvram_type_to_partn(
188 __in efx_nvram_type_t type,
189 __out uint32_t *partnp);
191 extern __checkReturn efx_rc_t
192 siena_nvram_partn_size(
195 __out size_t *sizep);
197 extern __checkReturn efx_rc_t
198 siena_nvram_partn_rw_start(
201 __out size_t *chunk_sizep);
203 extern __checkReturn efx_rc_t
204 siena_nvram_partn_read(
207 __in unsigned int offset,
208 __out_bcount(size) caddr_t data,
211 extern __checkReturn efx_rc_t
212 siena_nvram_partn_erase(
215 __in unsigned int offset,
218 extern __checkReturn efx_rc_t
219 siena_nvram_partn_write(
222 __in unsigned int offset,
223 __out_bcount(size) caddr_t data,
226 extern __checkReturn efx_rc_t
227 siena_nvram_partn_rw_finish(
229 __in uint32_t partn);
231 extern __checkReturn efx_rc_t
232 siena_nvram_partn_get_version(
235 __out uint32_t *subtypep,
236 __out_ecount(4) uint16_t version[4]);
238 extern __checkReturn efx_rc_t
239 siena_nvram_partn_set_version(
242 __in_ecount(4) uint16_t version[4]);
244 #endif /* EFSYS_OPT_NVRAM */
248 extern __checkReturn efx_rc_t
250 __in efx_nic_t *enp);
252 extern __checkReturn efx_rc_t
255 __out size_t *sizep);
257 extern __checkReturn efx_rc_t
260 __out_bcount(size) caddr_t data,
263 extern __checkReturn efx_rc_t
266 __in_bcount(size) caddr_t data,
269 extern __checkReturn efx_rc_t
272 __in_bcount(size) caddr_t data,
275 extern __checkReturn efx_rc_t
278 __in_bcount(size) caddr_t data,
280 __inout efx_vpd_value_t *evvp);
282 extern __checkReturn efx_rc_t
285 __in_bcount(size) caddr_t data,
287 __in efx_vpd_value_t *evvp);
289 extern __checkReturn efx_rc_t
292 __in_bcount(size) caddr_t data,
294 __out efx_vpd_value_t *evvp,
295 __inout unsigned int *contp);
297 extern __checkReturn efx_rc_t
300 __in_bcount(size) caddr_t data,
305 __in efx_nic_t *enp);
307 #endif /* EFSYS_OPT_VPD */
309 typedef struct siena_link_state_s {
310 uint32_t sls_adv_cap_mask;
311 uint32_t sls_lp_cap_mask;
312 unsigned int sls_fcntl;
313 efx_link_mode_t sls_link_mode;
314 #if EFSYS_OPT_LOOPBACK
315 efx_loopback_type_t sls_loopback;
317 boolean_t sls_mac_up;
318 } siena_link_state_t;
323 __in efx_qword_t *eqp,
324 __out efx_link_mode_t *link_modep);
326 extern __checkReturn efx_rc_t
329 __out siena_link_state_t *slsp);
331 extern __checkReturn efx_rc_t
336 extern __checkReturn efx_rc_t
337 siena_phy_reconfigure(
338 __in efx_nic_t *enp);
340 extern __checkReturn efx_rc_t
342 __in efx_nic_t *enp);
344 extern __checkReturn efx_rc_t
347 __out uint32_t *ouip);
349 #if EFSYS_OPT_PHY_STATS
352 siena_phy_decode_stats(
355 __in_opt efsys_mem_t *esmp,
356 __out_opt uint64_t *smaskp,
357 __inout_ecount_opt(EFX_PHY_NSTATS) uint32_t *stat);
359 extern __checkReturn efx_rc_t
360 siena_phy_stats_update(
362 __in efsys_mem_t *esmp,
363 __inout_ecount(EFX_PHY_NSTATS) uint32_t *stat);
365 #endif /* EFSYS_OPT_PHY_STATS */
369 extern __checkReturn efx_rc_t
370 siena_phy_bist_start(
372 __in efx_bist_type_t type);
374 extern __checkReturn efx_rc_t
377 __in efx_bist_type_t type,
378 __out efx_bist_result_t *resultp,
379 __out_opt __drv_when(count > 0, __notnull)
380 uint32_t *value_maskp,
381 __out_ecount_opt(count) __drv_when(count > 0, __notnull)
382 unsigned long *valuesp,
388 __in efx_bist_type_t type);
390 #endif /* EFSYS_OPT_BIST */
392 extern __checkReturn efx_rc_t
395 __out efx_link_mode_t *link_modep);
397 extern __checkReturn efx_rc_t
400 __out boolean_t *mac_upp);
402 extern __checkReturn efx_rc_t
403 siena_mac_reconfigure(
404 __in efx_nic_t *enp);
406 extern __checkReturn efx_rc_t
411 #if EFSYS_OPT_LOOPBACK
413 extern __checkReturn efx_rc_t
414 siena_mac_loopback_set(
416 __in efx_link_mode_t link_mode,
417 __in efx_loopback_type_t loopback_type);
419 #endif /* EFSYS_OPT_LOOPBACK */
421 #if EFSYS_OPT_MAC_STATS
423 extern __checkReturn efx_rc_t
424 siena_mac_stats_get_mask(
426 __inout_bcount(mask_size) uint32_t *maskp,
427 __in size_t mask_size);
429 extern __checkReturn efx_rc_t
430 siena_mac_stats_update(
432 __in efsys_mem_t *esmp,
433 __inout_ecount(EFX_MAC_NSTATS) efsys_stat_t *stat,
434 __inout_opt uint32_t *generationp);
436 #endif /* EFSYS_OPT_MAC_STATS */
442 #endif /* _SYS_SIENA_IMPL_H */