1 /* $OpenBSD: mips_opcode.h,v 1.2 1999/01/27 04:46:05 imp Exp $ */
4 * Copyright (c) 1992, 1993
5 * The Regents of the University of California. All rights reserved.
7 * This code is derived from software contributed to Berkeley by
10 * Redistribution and use in source and binary forms, with or without
11 * modification, are permitted provided that the following conditions
13 * 1. Redistributions of source code must retain the above copyright
14 * notice, this list of conditions and the following disclaimer.
15 * 2. Redistributions in binary form must reproduce the above copyright
16 * notice, this list of conditions and the following disclaimer in the
17 * documentation and/or other materials provided with the distribution.
18 * 4. Neither the name of the University nor the names of its contributors
19 * may be used to endorse or promote products derived from this software
20 * without specific prior written permission.
22 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
34 * from: @(#)mips_opcode.h 8.1 (Berkeley) 6/10/93
35 * JNPR: mips_opcode.h,v 1.1 2006/08/07 05:38:57 katta
39 #ifndef _MACHINE_MIPS_OPCODE_H_
40 #define _MACHINE_MIPS_OPCODE_H_
43 * Define the instruction formats and opcode values for the
44 * MIPS instruction set.
46 #include <machine/endian.h>
49 * Define the instruction formats.
54 #if BYTE_ORDER == BIG_ENDIAN
77 unsigned op: 6; /* always '0x11' */
78 unsigned : 1; /* always '1' */
86 #if BYTE_ORDER == LITTLE_ENDIAN
114 unsigned : 1; /* always '1' */
115 unsigned op: 6; /* always '0x11' */
120 /* instruction field decoding macros */
121 #define MIPS_INST_OPCODE(val) (val >> 26)
122 #define MIPS_INST_RS(val) ((val & 0x03e00000) >> 21)
123 #define MIPS_INST_RT(val) ((val & 0x001f0000) >> 16)
124 #define MIPS_INST_IMM(val) ((val & 0x0000ffff))
126 #define MIPS_INST_RD(val) ((val & 0x0000f800) >> 11)
127 #define MIPS_INST_SA(val) ((val & 0x000007c0) >> 6)
128 #define MIPS_INST_FUNC(val) (val & 0x0000003f)
130 #define MIPS_INST_INDEX(val) (val & 0x03ffffff)
133 * the mips opcode and function table use a 3bit row and 3bit col
134 * number we define the following macro for easy transcribing
137 #define MIPS_OPCODE(r, c) (((r & 0x07) << 3) | (c & 0x07))
141 * Values for the 'op' field.
143 #define OP_SPECIAL 000
152 #define OP_REGIMM OP_BCOND
172 #define OP_COP1X OP_COP3
175 #define OP_DADDIU 031
179 #define OP_SPECIAL2 034
182 #define OP_SPECIAL3 037
211 #define OP_PREF OP_LWC3
223 * Values for the 'func' field when 'op' == OP_SPECIAL.
233 #define OP_F_SLL OP_SLL
234 #define OP_F_MOVCI OP_MOVCI
235 #define OP_F_SRL OP_SRL
236 #define OP_F_SRA OP_SRA
237 #define OP_F_SLLV OP_SLLV
238 #define OP_F_SRLV OP_SRLV
239 #define OP_F_SRAV OP_SRAV
245 #define OP_SYSCALL 014
249 #define OP_F_JR OP_JR
250 #define OP_F_JALR OP_JALR
251 #define OP_F_MOVZ OP_MOVZ
252 #define OP_F_MOVN OP_MOVN
253 #define OP_F_SYSCALL OP_SYSCALL
254 #define OP_F_BREAK OP_BREAK
255 #define OP_F_SYNC OP_SYNC
265 #define OP_F_MFHI OP_MFHI
266 #define OP_F_MTHI OP_MTHI
267 #define OP_F_MFLO OP_MFLO
268 #define OP_F_MTLO OP_MTLO
269 #define OP_F_DSLLV OP_DSLLV
270 #define OP_F_DSRLV OP_DSRLV
271 #define OP_F_DSRAV OP_DSRAV
278 #define OP_DMULTU 035
282 #define OP_F_MULT OP_MULT
283 #define OP_F_MULTU OP_MULTU
284 #define OP_F_DIV OP_DIV
285 #define OP_F_DIVU OP_DIVU
286 #define OP_F_DMULT OP_DMULT
287 #define OP_F_DMULTU OP_DMULTU
288 #define OP_F_DDIV OP_DDIV
289 #define OP_F_DDIVU OP_DDIVU
300 #define OP_F_ADD OP_ADD
301 #define OP_F_ADDU OP_ADDU
302 #define OP_F_SUB OP_SUB
303 #define OP_F_SUBU OP_SUBU
304 #define OP_F_AND OP_AND
305 #define OP_F_OR OP_OR
306 #define OP_F_XOR OP_XOR
307 #define OP_F_NOR OP_NOR
316 #define OP_F_SLT OP_SLT
317 #define OP_F_SLTU OP_SLTU
318 #define OP_F_DADD OP_DADD
319 #define OP_F_DADDU OP_DADDU
320 #define OP_F_DSUB OP_DSUB
321 #define OP_F_DSUBU OP_DSUBU
330 #define OP_F_TGE OP_TGE
331 #define OP_F_TGEU OP_TGEU
332 #define OP_F_TLT OP_TLT
333 #define OP_F_TLTU OP_TLTU
334 #define OP_F_TEQ OP_TEQ
335 #define OP_F_TNE OP_TNE
340 #define OP_DSLL32 074
341 #define OP_DSRL32 076
342 #define OP_DSRA32 077
344 #define OP_F_DSLL OP_DSLL
345 #define OP_F_DSRL OP_DSRL
346 #define OP_F_DSRA OP_DSRA
347 #define OP_F_DSLL32 OP_DSLL32
348 #define OP_F_DSRL32 OP_DSRL32
349 #define OP_F_DSRA32 OP_DSRA32
352 * The REGIMM - register immediate instructions are further
353 * decoded using this table that has 2bit row numbers, hence
354 * a need for a new helper macro.
357 #define MIPS_ROP(r, c) ((r & 0x03) << 3) | (c & 0x07)
360 * Values for the 'func' field when 'op' == OP_BCOND.
367 #define OP_R_BLTZ OP_BLTZ
368 #define OP_R_BGEZ OP_BGEZ
369 #define OP_R_BLTZL OP_BLTZL
370 #define OP_R_BGEZL OP_BGEZL
379 #define OP_R_TGEI OP_TGEI
380 #define OP_R_TGEIU OP_TGEIU
381 #define OP_R_TLTI OP_TLTI
382 #define OP_R_TLTIU OP_TLTIU
383 #define OP_R_TEQI OP_TEQI
384 #define OP_R_TNEI OP_TNEI
386 #define OP_BLTZAL 020
387 #define OP_BGEZAL 021
388 #define OP_BLTZALL 022
389 #define OP_BGEZALL 023
391 #define OP_R_BLTZAL OP_BLTZAL
392 #define OP_R_BGEZAL OP_BGEZAL
393 #define OP_R_BLTZALL OP_BLTZALL
394 #define OP_R_BGEZALL OP_BGEZALL
397 * Values for the 'func' field when 'op' == OP_SPECIAL3.
402 * Values for the 'rs' field when 'op' == OP_COPz.
414 * Values for the 'rt' field when 'op' == OP_COPz.
416 #define COPz_BC_TF_MASK 0x01
417 #define COPz_BC_TRUE 0x01
418 #define COPz_BC_FALSE 0x00
419 #define COPz_BCL_TF_MASK 0x02
420 #define COPz_BCL_TRUE 0x02
421 #define COPz_BCL_FALSE 0x00
423 #endif /* !_MACHINE_MIPS_OPCODE_H_ */