2 * Copyright (c) 1991 The Regents of the University of California.
5 * This code is derived from software contributed to Berkeley by
8 * Redistribution and use in source and binary forms, with or without
9 * modification, are permitted provided that the following conditions
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in the
15 * documentation and/or other materials provided with the distribution.
16 * 4. Neither the name of the University nor the names of its contributors
17 * may be used to endorse or promote products derived from this software
18 * without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
21 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
24 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
25 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
26 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
27 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
28 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
29 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
33 * Copyright (c) 2002 Benno Rice.
34 * All rights reserved.
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
39 * 1. Redistributions of source code must retain the above copyright
40 * notice, this list of conditions and the following disclaimer.
41 * 2. Redistributions in binary form must reproduce the above copyright
42 * notice, this list of conditions and the following disclaimer in the
43 * documentation and/or other materials provided with the distribution.
45 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
46 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
47 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
48 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
49 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
50 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
51 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
52 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
53 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
54 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
57 * from: @(#)isa.c 7.2 (Berkeley) 5/13/91
58 * form: src/sys/i386/isa/intr_machdep.c,v 1.57 2001/07/20
65 #include <sys/param.h>
66 #include <sys/systm.h>
67 #include <sys/kernel.h>
68 #include <sys/queue.h>
70 #include <sys/cpuset.h>
71 #include <sys/interrupt.h>
74 #include <sys/malloc.h>
75 #include <sys/mutex.h>
78 #include <sys/syslog.h>
79 #include <sys/vmmeter.h>
82 #include <machine/frame.h>
83 #include <machine/intr_machdep.h>
84 #include <machine/md_var.h>
85 #include <machine/smp.h>
86 #include <machine/trap.h>
90 #define MAX_STRAY_LOG 5
92 static MALLOC_DEFINE(M_INTR, "intr", "interrupt handler data");
95 struct intr_event *event;
103 enum intr_trigger trig;
104 enum intr_polarity pol;
117 static u_int intrcnt_index = 0;
118 static struct mtx intr_table_lock;
119 static struct powerpc_intr *powerpc_intrs[INTR_VECTORS];
120 static struct pic piclist[MAX_PICS];
121 static u_int nvectors; /* Allocated vectors */
122 static u_int npics; /* PICs registered */
124 static u_int nirqs = 16; /* Allocated IRQS (ISA pre-allocated). */
126 static u_int nirqs = 0; /* Allocated IRQs. */
128 static u_int stray_count;
133 static void *ipi_cookie;
137 intr_init(void *dummy __unused)
140 mtx_init(&intr_table_lock, "intr sources lock", NULL, MTX_DEF);
142 SYSINIT(intr_init, SI_SUB_INTR, SI_ORDER_FIRST, intr_init, NULL);
146 smp_intr_init(void *dummy __unused)
148 struct powerpc_intr *i;
151 for (vector = 0; vector < nvectors; vector++) {
152 i = powerpc_intrs[vector];
153 if (i != NULL && i->pic == root_pic)
154 PIC_BIND(i->pic, i->intline, i->cpu);
157 SYSINIT(smp_intr_init, SI_SUB_SMP, SI_ORDER_ANY, smp_intr_init, NULL);
161 intrcnt_setname(const char *name, int index)
164 snprintf(intrnames + (MAXCOMLEN + 1) * index, MAXCOMLEN + 1, "%-*s",
169 intrcnt_add(const char *name, u_long **countp)
173 idx = atomic_fetchadd_int(&intrcnt_index, 1);
174 *countp = &intrcnt[idx];
175 intrcnt_setname(name, idx);
178 static struct powerpc_intr *
179 intr_lookup(u_int irq)
182 struct powerpc_intr *i, *iscan;
185 mtx_lock(&intr_table_lock);
186 for (vector = 0; vector < nvectors; vector++) {
187 i = powerpc_intrs[vector];
188 if (i != NULL && i->irq == irq) {
189 mtx_unlock(&intr_table_lock);
194 i = malloc(sizeof(*i), M_INTR, M_NOWAIT);
196 mtx_unlock(&intr_table_lock);
202 i->trig = INTR_TRIGGER_CONFORM;
203 i->pol = INTR_POLARITY_CONFORM;
213 CPU_SETOF(0, &i->cpu);
216 for (vector = 0; vector < INTR_VECTORS && vector <= nvectors;
218 iscan = powerpc_intrs[vector];
219 if (iscan != NULL && iscan->irq == irq)
221 if (iscan == NULL && i->vector == -1)
226 if (iscan == NULL && i->vector != -1) {
227 powerpc_intrs[i->vector] = i;
228 i->cntindex = atomic_fetchadd_int(&intrcnt_index, 1);
229 i->cntp = &intrcnt[i->cntindex];
230 sprintf(intrname, "irq%u:", i->irq);
231 intrcnt_setname(intrname, i->cntindex);
234 mtx_unlock(&intr_table_lock);
236 if (iscan != NULL || i->vector == -1) {
245 powerpc_map_irq(struct powerpc_intr *i)
251 for (idx = 0; idx < npics; idx++) {
253 cnt = p->irqs + p->ipis;
254 if (i->irq >= p->base && i->irq < p->base + cnt)
260 i->intline = i->irq - p->base;
263 /* Try a best guess if that failed */
271 powerpc_intr_eoi(void *arg)
273 struct powerpc_intr *i = arg;
275 PIC_EOI(i->pic, i->intline);
279 powerpc_intr_pre_ithread(void *arg)
281 struct powerpc_intr *i = arg;
283 PIC_MASK(i->pic, i->intline);
284 PIC_EOI(i->pic, i->intline);
288 powerpc_intr_post_ithread(void *arg)
290 struct powerpc_intr *i = arg;
292 PIC_UNMASK(i->pic, i->intline);
296 powerpc_assign_intr_cpu(void *arg, u_char cpu)
299 struct powerpc_intr *i = arg;
304 CPU_SETOF(cpu, &i->cpu);
306 if (!cold && i->pic != NULL && i->pic == root_pic)
307 PIC_BIND(i->pic, i->intline, i->cpu);
316 powerpc_register_pic(device_t dev, uint32_t node, u_int irqs, u_int ipis,
323 mtx_lock(&intr_table_lock);
325 /* XXX see powerpc_get_irq(). */
326 for (idx = 0; idx < npics; idx++) {
330 if (node != 0 || p->dev == dev)
341 p->base = (atpic) ? 0 : nirqs;
345 irq = p->base + irqs + ipis;
346 nirqs = MAX(nirqs, irq);
350 mtx_unlock(&intr_table_lock);
354 powerpc_get_irq(uint32_t node, u_int pin)
361 mtx_lock(&intr_table_lock);
362 for (idx = 0; idx < npics; idx++) {
363 if (piclist[idx].node == node) {
364 mtx_unlock(&intr_table_lock);
365 return (piclist[idx].base + pin);
370 * XXX we should never encounter an unregistered PIC, but that
371 * can only be done when we properly support bus enumeration
372 * using multiple passes. Until then, fake an entry and give it
373 * some adhoc maximum number of IRQs and IPIs.
375 piclist[idx].dev = NULL;
376 piclist[idx].node = node;
377 piclist[idx].irqs = 124;
378 piclist[idx].ipis = 4;
379 piclist[idx].base = nirqs;
383 mtx_unlock(&intr_table_lock);
385 return (piclist[idx].base + pin);
389 powerpc_enable_intr(void)
391 struct powerpc_intr *i;
398 panic("no PIC detected\n");
400 if (root_pic == NULL)
401 root_pic = piclist[0].dev;
404 /* Install an IPI handler. */
406 for (n = 0; n < npics; n++) {
407 if (piclist[n].dev != root_pic)
410 KASSERT(piclist[n].ipis != 0,
411 ("%s: SMP root PIC does not supply any IPIs",
413 error = powerpc_setup_intr("IPI",
414 MAP_IRQ(piclist[n].node, piclist[n].irqs),
415 powerpc_ipi_handler, NULL, NULL,
416 INTR_TYPE_MISC | INTR_EXCL, &ipi_cookie);
418 printf("unable to setup IPI handler\n");
423 * Some subterfuge: disable late EOI and mark this
424 * as an IPI to the dispatch layer.
426 i = intr_lookup(MAP_IRQ(piclist[n].node,
428 i->event->ie_post_filter = NULL;
434 for (vector = 0; vector < nvectors; vector++) {
435 i = powerpc_intrs[vector];
439 error = powerpc_map_irq(i);
444 PIC_TRANSLATE_CODE(i->pic, i->intline, i->fwcode,
446 if (i->trig != INTR_TRIGGER_CONFORM ||
447 i->pol != INTR_POLARITY_CONFORM)
448 PIC_CONFIG(i->pic, i->intline, i->trig, i->pol);
450 if (i->event != NULL)
451 PIC_ENABLE(i->pic, i->intline, vector);
458 powerpc_setup_intr(const char *name, u_int irq, driver_filter_t filter,
459 driver_intr_t handler, void *arg, enum intr_type flags, void **cookiep)
461 struct powerpc_intr *i;
462 int error, enable = 0;
464 i = intr_lookup(irq);
468 if (i->event == NULL) {
469 error = intr_event_create(&i->event, (void *)i, 0, irq,
470 powerpc_intr_pre_ithread, powerpc_intr_post_ithread,
471 powerpc_intr_eoi, powerpc_assign_intr_cpu, "irq%u:", irq);
478 error = intr_event_add_handler(i->event, name, filter, handler, arg,
479 intr_priority(flags), flags, cookiep);
481 mtx_lock(&intr_table_lock);
482 intrcnt_setname(i->event->ie_fullname, i->cntindex);
483 mtx_unlock(&intr_table_lock);
486 error = powerpc_map_irq(i);
490 PIC_TRANSLATE_CODE(i->pic, i->intline,
491 i->fwcode, &i->trig, &i->pol);
493 if (i->trig != INTR_TRIGGER_CONFORM ||
494 i->pol != INTR_POLARITY_CONFORM)
495 PIC_CONFIG(i->pic, i->intline, i->trig, i->pol);
497 if (i->pic == root_pic)
498 PIC_BIND(i->pic, i->intline, i->cpu);
501 PIC_ENABLE(i->pic, i->intline, i->vector);
508 powerpc_teardown_intr(void *cookie)
511 return (intr_event_remove_handler(cookie));
516 powerpc_bind_intr(u_int irq, u_char cpu)
518 struct powerpc_intr *i;
520 i = intr_lookup(irq);
524 return (intr_event_bind(i->event, cpu));
529 powerpc_fw_config_intr(int irq, int sense_code)
531 struct powerpc_intr *i;
533 i = intr_lookup(irq);
538 i->pol = INTR_POLARITY_CONFORM;
539 i->fwcode = sense_code;
541 if (!cold && i->pic != NULL) {
542 PIC_TRANSLATE_CODE(i->pic, i->intline, i->fwcode, &i->trig,
544 PIC_CONFIG(i->pic, i->intline, i->trig, i->pol);
551 powerpc_config_intr(int irq, enum intr_trigger trig, enum intr_polarity pol)
553 struct powerpc_intr *i;
555 i = intr_lookup(irq);
562 if (!cold && i->pic != NULL)
563 PIC_CONFIG(i->pic, i->intline, trig, pol);
569 powerpc_dispatch_intr(u_int vector, struct trapframe *tf)
571 struct powerpc_intr *i;
572 struct intr_event *ie;
574 i = powerpc_intrs[vector];
581 KASSERT(ie != NULL, ("%s: interrupt without an event", __func__));
584 * IPIs are magical and need to be EOI'ed before filtering.
585 * This prevents races in IPI handling.
588 PIC_EOI(i->pic, i->intline);
590 if (intr_event_handle(ie, tf) != 0) {
597 if (stray_count <= MAX_STRAY_LOG) {
598 printf("stray irq %d\n", i ? i->irq : -1);
599 if (stray_count >= MAX_STRAY_LOG) {
600 printf("got %d stray interrupts, not logging anymore\n",
605 PIC_MASK(i->pic, i->intline);