1 .\" Copyright (c) 2006, 2008 Stanislav Sedov <stas@FreeBSD.org>.
2 .\" All rights reserved.
4 .\" Redistribution and use in source and binary forms, with or without
5 .\" modification, are permitted provided that the following conditions
7 .\" 1. Redistributions of source code must retain the above copyright
8 .\" notice, this list of conditions and the following disclaimer.
9 .\" 2. Redistributions in binary form must reproduce the above copyright
10 .\" notice, this list of conditions and the following disclaimer in the
11 .\" documentation and/or other materials provided with the distribution.
13 .\" THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
14 .\" ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
15 .\" IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
16 .\" ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
17 .\" FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
18 .\" DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
19 .\" OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
20 .\" HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
21 .\" LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
22 .\" OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 .Nd control utility for the
44 .Fl m Ar msr Ns = Ns Ar value
50 .Fl m Ar msr Ns &= Ns Ar mask
56 .Fl m Ar msr Ns |= Ns Ar mask
76 utility can be used to read and write arbitrary machine-specific
80 It can also be used to apply CPU firmware updates.
82 The following options are available:
83 .Bl -tag -width indent
85 Where to look for microcode images.
86 The option can be specified multiple times.
87 .It Fl m Ar msr Ns Op = Ns Ar value
88 Show value of the specified MSR.
89 MSR register number should be given as a hexadecimal number.
90 .It Fl m Ar msr Ns = Ns Ar value
93 in the specified MSR register.
96 argument can be prefixed with ~ operator.
97 In this case the inverted value of argument will be stored in the register.
98 .It Fl m Ar msr Ns &= Ns Ar mask
99 Store the result of bitwise AND operation between
101 and the current MSR value in the MSR register.
104 argument can be prefixed with ~ operator.
105 In this case the inverted value of mask will be used.
106 .It Fl m Ar msr Ns |= Ns Ar mask
107 Store the result of bitwise OR operation between
109 and the current MSR value in the MSR register.
112 argument can be prefixed with ~ operator.
113 In this case the inverted value of mask will be used.
116 Level should be given as a hex number.
118 Apply CPU firmware updates.
121 utility will walk through the configured data directories
122 and apply all firmware updates available for this CPU.
124 Increase the verbosity level.
133 .Dq Li "cpucontrol -m 0x10 /dev/cpuctl0"
135 will read the contents of TSC MSR from CPU 0.
137 To set the CPU 0 TSC MSR register value to 0x1 issue
139 .Dq Li "cpucontrol -m 0x10=0x1 /dev/cpuctl0" .
141 The following command will clear the second bit of TSC register:
143 .Dq Li "cpucontrol -m 0x10&=~0x02 /dev/cpuctl0" .
145 The following command will set the forth and second bit of TSC register:
147 .Dq Li "cpucontrol -m 0x10|=0x0a /dev/cpuctl0" .
151 .Dq Li "cpucontrol -i 0x1 /dev/cpuctl1"
153 will retrieve the CPUID level 0x1 from CPU 1.
155 To perform firmware updates on CPU 0 from images located at
156 .Pa /usr/local/share/cpuctl/
157 use the following command:
159 .Dq Li "cpucontrol -d /usr/local/share/cpuctl/ -u /dev/cpuctl0"
165 utility first appeared in
170 utility and this manual page was written by
171 .An Stanislav Sedov Aq stas@FreeBSD.org .
173 Yes, probably, report if any.