]> CyberLeo.Net >> Repos - FreeBSD/stable/10.git/commit
projects / FreeBSD / stable / 10.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b50bbf5) | patch
MFC r277877: Use zero register instead of immediate 0x0 in MIPS assembly
authoremaste <emaste@ccf9f872-aa2e-dd11-9fc8-001c23d0bc1f>
Tue, 28 Apr 2015 12:52:08 +0000 (12:52 +0000)
committeremaste <emaste@ccf9f872-aa2e-dd11-9fc8-001c23d0bc1f>
Tue, 28 Apr 2015 12:52:08 +0000 (12:52 +0000)
commitfbee804ebfbed060c958a2e9801d85c5f95162de
tree9322bc2a7ae7e6792629b180988683fb14e1259atree | snapshot
parentb50bbf55b6fa7fa60024f46381305a6a0eba142fcommit | diff
MFC r277877: Use zero register instead of immediate 0x0 in MIPS assembly

  It seems GAS makes the substitution automatically, but Clang's
  integrated assembler does not (yet). It fails with "invalid operand for
  instruction."

git-svn-id: svn://svn.freebsd.org/base/stable/10@282143 ccf9f872-aa2e-dd11-9fc8-001c23d0bc1f
lib/libc/mips/gen/sigsetjmp.S diff | blob | history
10-STABLE