2 * Copyright (c) 2007 Cisco, Inc. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
37 MLX4_SEND_DOORBELL = 0x14,
41 MLX4_WQE_CTRL_FENCE = 1 << 6,
42 MLX4_WQE_CTRL_CQ_UPDATE = 3 << 2,
43 MLX4_WQE_CTRL_SOLICIT = 1 << 1,
47 MLX4_INLINE_SEG = 1 << 31,
48 MLX4_INLINE_ALIGN = 64,
52 MLX4_INVALID_LKEY = 0x100,
55 struct mlx4_wqe_ctrl_seg {
56 uint32_t owner_opcode;
61 * High 24 bits are SRC remote buffer; low 8 bits are flags:
62 * [7] SO (strong ordering)
63 * [5] TCP/UDP checksum
65 * [3:2] C (generate completion queue entry)
66 * [1] SE (solicited event)
67 * [0] FL (force loopback)
71 * imm is immediate data for send/RDMA write w/ immediate;
72 * also invalidation key for send with invalidate; input
73 * modifier for WQEs on CCQs.
78 struct mlx4_wqe_datagram_seg {
86 struct mlx4_wqe_data_seg {
92 struct mlx4_wqe_inline_seg {
96 struct mlx4_wqe_srq_next_seg {
98 uint16_t next_wqe_index;
99 uint32_t reserved2[3];
102 struct mlx4_wqe_raddr_seg {
108 struct mlx4_wqe_atomic_seg {
113 struct mlx4_wqe_bind_seg {