1 .\" Copyright (c) 2022 Ampere Computing.
3 .\" Redistribution and use in source and binary forms, with or without
4 .\" modification, are permitted provided that the following conditions
6 .\" 1. Redistributions of source code must retain the above copyright
7 .\" notice, this list of conditions and the following disclaimer.
8 .\" 2. Redistributions in binary form must reproduce the above copyright
9 .\" notice, this list of conditions and the following disclaimer in the
10 .\" documentation and/or other materials provided with the distribution.
12 .\" THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
13 .\" ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
14 .\" IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
15 .\" ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
16 .\" FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
17 .\" DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
18 .\" OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
19 .\" HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
20 .\" LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
21 .\" OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 Dynamic Memory Controller performance counter events.
39 PMU counters may be configured to count any one of a defined set of hardware
44 .Tn DMC-620 Dynamic Memory Controller performance counters are documented in
46 .%B "ARM CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual"
53 PMU counters support the following capabilities:
54 .Bl -column "PMC_CAP_INTERRUPT" "Support"
55 .It Sy Capability Ta Em Support
56 .It PMC_CAP_CASCADE Ta \&No
57 .It PMC_CAP_EDGE Ta \&No
58 .It PMC_CAP_INTERRUPT Ta Yes
59 .It PMC_CAP_INVERT Ta Yes
60 .It PMC_CAP_READ Ta Yes
61 .It PMC_CAP_PRECISE Ta \&No
62 .It PMC_CAP_SYSTEM Ta Yes
63 .It PMC_CAP_TAGGING Ta \&No
64 .It PMC_CAP_THRESHOLD Ta Yes
65 .It PMC_CAP_USER Ta \&No
66 .It PMC_CAP_WRITE Ta Yes
69 Event specifiers for these PMCs support the following common
71 .Bl -tag -width indent
72 .It Li inc= Ns Ar value
73 Two-bit value that controls direction of count for PMC.
74 Behavior depend on selected event.
76 Invert the sense of comparison.
77 .It Li match= Ns Ar value
78 Count only events matched by
80 .It Li mask= Ns Ar qualifier
87 These PMCs use a class name prefix of
92 The following PMC events are available:
94 .It Sy clkdiv2_cycle_count
95 .It Sy clkdiv2_allocate
96 .It Sy clkdiv2_queue_depth
97 .It Sy clkdiv2_waiting_for_wr_data
98 .It Sy clkdiv2_read_backlog
99 .It Sy clkdiv2_waiting_for_mi
100 .It Sy clkdiv2_hazard_resolution
101 .It Sy clkdiv2_enqueue
102 .It Sy clkdiv2_arbitrate
103 .It Sy clkdiv2_lrank_turnaround_activate
104 .It Sy clkdiv2_prank_turnaround_activate
105 .It Sy clkdiv2_read_depth
106 .It Sy clkdiv2_write_depth
107 .It Sy clkdiv2_highhigh_qos_depth
108 .It Sy clkdiv2_high_qos_depth
109 .It Sy clkdiv2_medium_qos_depth
110 .It Sy clkdiv2_low_qos_depth
111 .It Sy clkdiv2_activate
113 .It Sy clkdiv2_refresh
114 .It Sy clkdiv2_training_request
115 .It Sy clkdiv2_t_mac_tracker
116 .It Sy clkdiv2_bk_fsm_tracker
117 .It Sy clkdiv2_bk_open_tracker
118 .It Sy clkdiv2_ranks_in_pwr_down
119 .It Sy clkdiv2_ranks_in_sref
120 .It Sy clk_cycle_count
122 .It Sy clk_upload_stall
137 .Xr pmc.westmereuc 3 ,
144 library first appeared in
155 library was written by
156 .An Joseph Koshy Aq Mt jkoshy@FreeBSD.org .
157 .An Oleksandr Rybalko Aq Mt ray@FreeBSD.org .
159 The DMC-620 PMU driver was sponsored by Ampere Computing LLC.
160 This manual page was written by
161 .An Oleksandr Rybalko Aq Mt ray@FreeBSD.org .