]> CyberLeo.Net >> Repos - FreeBSD/FreeBSD.git/blob - src/arm64/intel/socfpga_agilex_socdk.dts
Import DTS from Linux 5.8
[FreeBSD/FreeBSD.git] / src / arm64 / intel / socfpga_agilex_socdk.dts
1 // SPDX-License-Identifier:     GPL-2.0
2 /*
3  * Copyright (C) 2019, Intel Corporation
4  */
5 #include "socfpga_agilex.dtsi"
6
7 / {
8         model = "SoCFPGA Agilex SoCDK";
9
10         aliases {
11                 serial0 = &uart0;
12                 ethernet0 = &gmac0;
13                 ethernet1 = &gmac1;
14                 ethernet2 = &gmac2;
15         };
16
17         chosen {
18                 stdout-path = "serial0:115200n8";
19         };
20
21         leds {
22                 compatible = "gpio-leds";
23                 hps0 {
24                         label = "hps_led0";
25                         gpios = <&portb 20 GPIO_ACTIVE_HIGH>;
26                 };
27
28                 hps1 {
29                         label = "hps_led1";
30                         gpios = <&portb 19 GPIO_ACTIVE_HIGH>;
31                 };
32
33                 hps2 {
34                         label = "hps_led2";
35                         gpios = <&portb 21 GPIO_ACTIVE_HIGH>;
36                 };
37         };
38
39         memory {
40                 device_type = "memory";
41                 /* We expect the bootloader to fill in the reg */
42                 reg = <0 0 0 0>;
43         };
44 };
45
46 &gpio1 {
47         status = "okay";
48 };
49
50 &gmac0 {
51         status = "okay";
52         phy-mode = "rgmii";
53         phy-handle = <&phy0>;
54
55         max-frame-size = <9000>;
56
57         mdio0 {
58                 #address-cells = <1>;
59                 #size-cells = <0>;
60                 compatible = "snps,dwmac-mdio";
61                 phy0: ethernet-phy@0 {
62                         reg = <4>;
63
64                         txd0-skew-ps = <0>; /* -420ps */
65                         txd1-skew-ps = <0>; /* -420ps */
66                         txd2-skew-ps = <0>; /* -420ps */
67                         txd3-skew-ps = <0>; /* -420ps */
68                         rxd0-skew-ps = <420>; /* 0ps */
69                         rxd1-skew-ps = <420>; /* 0ps */
70                         rxd2-skew-ps = <420>; /* 0ps */
71                         rxd3-skew-ps = <420>; /* 0ps */
72                         txen-skew-ps = <0>; /* -420ps */
73                         txc-skew-ps = <900>; /* 0ps */
74                         rxdv-skew-ps = <420>; /* 0ps */
75                         rxc-skew-ps = <1680>; /* 780ps */
76                 };
77         };
78 };
79
80 &mmc {
81         status = "okay";
82         cap-sd-highspeed;
83         broken-cd;
84         bus-width = <4>;
85 };
86
87 &uart0 {
88         status = "okay";
89 };
90
91 &usb0 {
92         status = "okay";
93         disable-over-current;
94 };
95
96 &watchdog0 {
97         status = "okay";
98 };
99
100 &qspi {
101         status = "okay";
102         flash@0 {
103                 #address-cells = <1>;
104                 #size-cells = <1>;
105                 compatible = "mt25qu02g";
106                 reg = <0>;
107                 spi-max-frequency = <100000000>;
108
109                 m25p,fast-read;
110                 cdns,page-size = <256>;
111                 cdns,block-size = <16>;
112                 cdns,read-delay = <1>;
113                 cdns,tshsl-ns = <50>;
114                 cdns,tsd2d-ns = <50>;
115                 cdns,tchsh-ns = <4>;
116                 cdns,tslch-ns = <4>;
117
118                 partitions {
119                         compatible = "fixed-partitions";
120                         #address-cells = <1>;
121                         #size-cells = <1>;
122
123                         qspi_boot: partition@0 {
124                                 label = "Boot and fpga data";
125                                 reg = <0x0 0x03FE0000>;
126                         };
127
128                         qspi_rootfs: partition@3FE0000 {
129                                 label = "Root Filesystem - JFFS2";
130                                 reg = <0x03FE0000 0x0C020000>;
131                         };
132                 };
133         };
134 };