2 * Copyright (c) 2011 NetApp, Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
36 char _impl_specific[PAGE_SIZE - sizeof(uint32_t) * 2];
38 CTASSERT(sizeof(struct vmcs) == PAGE_SIZE);
40 /* MSR save region is composed of an array of 'struct msr_entry' */
48 int vmcs_set_msr_save(struct vmcs *vmcs, u_long g_area, u_int g_count);
49 int vmcs_init(struct vmcs *vmcs);
50 int vmcs_getreg(struct vmcs *vmcs, int running, int ident, uint64_t *rv);
51 int vmcs_setreg(struct vmcs *vmcs, int running, int ident, uint64_t val);
52 int vmcs_getdesc(struct vmcs *vmcs, int running, int ident,
53 struct seg_desc *desc);
54 int vmcs_setdesc(struct vmcs *vmcs, int running, int ident,
55 struct seg_desc *desc);
58 * Avoid header pollution caused by inline use of 'vtophys()' in vmx_cpufunc.h
60 #ifdef _VMX_CPUFUNC_H_
61 static __inline uint64_t
62 vmcs_read(uint32_t encoding)
67 error = vmread(encoding, &val);
68 KASSERT(error == 0, ("vmcs_read(%u) error %d", encoding, error));
73 vmcs_write(uint32_t encoding, uint64_t val)
77 error = vmwrite(encoding, val);
78 KASSERT(error == 0, ("vmcs_write(%u) error %d", encoding, error));
80 #endif /* _VMX_CPUFUNC_H_ */
82 #define vmexit_instruction_length() vmcs_read(VMCS_EXIT_INSTRUCTION_LENGTH)
83 #define vmcs_guest_rip() vmcs_read(VMCS_GUEST_RIP)
84 #define vmcs_instruction_error() vmcs_read(VMCS_INSTRUCTION_ERROR)
85 #define vmcs_exit_reason() (vmcs_read(VMCS_EXIT_REASON) & 0xffff)
86 #define vmcs_exit_qualification() vmcs_read(VMCS_EXIT_QUALIFICATION)
87 #define vmcs_guest_cr3() vmcs_read(VMCS_GUEST_CR3)
88 #define vmcs_gpa() vmcs_read(VMCS_GUEST_PHYSICAL_ADDRESS)
89 #define vmcs_gla() vmcs_read(VMCS_GUEST_LINEAR_ADDRESS)
90 #define vmcs_idt_vectoring_info() vmcs_read(VMCS_IDT_VECTORING_INFO)
91 #define vmcs_idt_vectoring_err() vmcs_read(VMCS_IDT_VECTORING_ERROR)
95 #define VMCS_INITIAL 0xffffffffffffffff
97 #define VMCS_IDENT(encoding) ((encoding) | 0x80000000)
99 * VMCS field encodings from Appendix H, Intel Architecture Manual Vol3B.
101 #define VMCS_INVALID_ENCODING 0xffffffff
103 /* 16-bit control fields */
104 #define VMCS_VPID 0x00000000
105 #define VMCS_PIR_VECTOR 0x00000002
107 /* 16-bit guest-state fields */
108 #define VMCS_GUEST_ES_SELECTOR 0x00000800
109 #define VMCS_GUEST_CS_SELECTOR 0x00000802
110 #define VMCS_GUEST_SS_SELECTOR 0x00000804
111 #define VMCS_GUEST_DS_SELECTOR 0x00000806
112 #define VMCS_GUEST_FS_SELECTOR 0x00000808
113 #define VMCS_GUEST_GS_SELECTOR 0x0000080A
114 #define VMCS_GUEST_LDTR_SELECTOR 0x0000080C
115 #define VMCS_GUEST_TR_SELECTOR 0x0000080E
116 #define VMCS_GUEST_INTR_STATUS 0x00000810
118 /* 16-bit host-state fields */
119 #define VMCS_HOST_ES_SELECTOR 0x00000C00
120 #define VMCS_HOST_CS_SELECTOR 0x00000C02
121 #define VMCS_HOST_SS_SELECTOR 0x00000C04
122 #define VMCS_HOST_DS_SELECTOR 0x00000C06
123 #define VMCS_HOST_FS_SELECTOR 0x00000C08
124 #define VMCS_HOST_GS_SELECTOR 0x00000C0A
125 #define VMCS_HOST_TR_SELECTOR 0x00000C0C
127 /* 64-bit control fields */
128 #define VMCS_IO_BITMAP_A 0x00002000
129 #define VMCS_IO_BITMAP_B 0x00002002
130 #define VMCS_MSR_BITMAP 0x00002004
131 #define VMCS_EXIT_MSR_STORE 0x00002006
132 #define VMCS_EXIT_MSR_LOAD 0x00002008
133 #define VMCS_ENTRY_MSR_LOAD 0x0000200A
134 #define VMCS_EXECUTIVE_VMCS 0x0000200C
135 #define VMCS_TSC_OFFSET 0x00002010
136 #define VMCS_VIRTUAL_APIC 0x00002012
137 #define VMCS_APIC_ACCESS 0x00002014
138 #define VMCS_PIR_DESC 0x00002016
139 #define VMCS_EPTP 0x0000201A
140 #define VMCS_EOI_EXIT0 0x0000201C
141 #define VMCS_EOI_EXIT1 0x0000201E
142 #define VMCS_EOI_EXIT2 0x00002020
143 #define VMCS_EOI_EXIT3 0x00002022
144 #define VMCS_EOI_EXIT(vector) (VMCS_EOI_EXIT0 + ((vector) / 64) * 2)
146 /* 64-bit read-only fields */
147 #define VMCS_GUEST_PHYSICAL_ADDRESS 0x00002400
149 /* 64-bit guest-state fields */
150 #define VMCS_LINK_POINTER 0x00002800
151 #define VMCS_GUEST_IA32_DEBUGCTL 0x00002802
152 #define VMCS_GUEST_IA32_PAT 0x00002804
153 #define VMCS_GUEST_IA32_EFER 0x00002806
154 #define VMCS_GUEST_IA32_PERF_GLOBAL_CTRL 0x00002808
155 #define VMCS_GUEST_PDPTE0 0x0000280A
156 #define VMCS_GUEST_PDPTE1 0x0000280C
157 #define VMCS_GUEST_PDPTE2 0x0000280E
158 #define VMCS_GUEST_PDPTE3 0x00002810
160 /* 64-bit host-state fields */
161 #define VMCS_HOST_IA32_PAT 0x00002C00
162 #define VMCS_HOST_IA32_EFER 0x00002C02
163 #define VMCS_HOST_IA32_PERF_GLOBAL_CTRL 0x00002C04
165 /* 32-bit control fields */
166 #define VMCS_PIN_BASED_CTLS 0x00004000
167 #define VMCS_PRI_PROC_BASED_CTLS 0x00004002
168 #define VMCS_EXCEPTION_BITMAP 0x00004004
169 #define VMCS_PF_ERROR_MASK 0x00004006
170 #define VMCS_PF_ERROR_MATCH 0x00004008
171 #define VMCS_CR3_TARGET_COUNT 0x0000400A
172 #define VMCS_EXIT_CTLS 0x0000400C
173 #define VMCS_EXIT_MSR_STORE_COUNT 0x0000400E
174 #define VMCS_EXIT_MSR_LOAD_COUNT 0x00004010
175 #define VMCS_ENTRY_CTLS 0x00004012
176 #define VMCS_ENTRY_MSR_LOAD_COUNT 0x00004014
177 #define VMCS_ENTRY_INTR_INFO 0x00004016
178 #define VMCS_ENTRY_EXCEPTION_ERROR 0x00004018
179 #define VMCS_ENTRY_INST_LENGTH 0x0000401A
180 #define VMCS_TPR_THRESHOLD 0x0000401C
181 #define VMCS_SEC_PROC_BASED_CTLS 0x0000401E
182 #define VMCS_PLE_GAP 0x00004020
183 #define VMCS_PLE_WINDOW 0x00004022
185 /* 32-bit read-only data fields */
186 #define VMCS_INSTRUCTION_ERROR 0x00004400
187 #define VMCS_EXIT_REASON 0x00004402
188 #define VMCS_EXIT_INTR_INFO 0x00004404
189 #define VMCS_EXIT_INTR_ERRCODE 0x00004406
190 #define VMCS_IDT_VECTORING_INFO 0x00004408
191 #define VMCS_IDT_VECTORING_ERROR 0x0000440A
192 #define VMCS_EXIT_INSTRUCTION_LENGTH 0x0000440C
193 #define VMCS_EXIT_INSTRUCTION_INFO 0x0000440E
195 /* 32-bit guest-state fields */
196 #define VMCS_GUEST_ES_LIMIT 0x00004800
197 #define VMCS_GUEST_CS_LIMIT 0x00004802
198 #define VMCS_GUEST_SS_LIMIT 0x00004804
199 #define VMCS_GUEST_DS_LIMIT 0x00004806
200 #define VMCS_GUEST_FS_LIMIT 0x00004808
201 #define VMCS_GUEST_GS_LIMIT 0x0000480A
202 #define VMCS_GUEST_LDTR_LIMIT 0x0000480C
203 #define VMCS_GUEST_TR_LIMIT 0x0000480E
204 #define VMCS_GUEST_GDTR_LIMIT 0x00004810
205 #define VMCS_GUEST_IDTR_LIMIT 0x00004812
206 #define VMCS_GUEST_ES_ACCESS_RIGHTS 0x00004814
207 #define VMCS_GUEST_CS_ACCESS_RIGHTS 0x00004816
208 #define VMCS_GUEST_SS_ACCESS_RIGHTS 0x00004818
209 #define VMCS_GUEST_DS_ACCESS_RIGHTS 0x0000481A
210 #define VMCS_GUEST_FS_ACCESS_RIGHTS 0x0000481C
211 #define VMCS_GUEST_GS_ACCESS_RIGHTS 0x0000481E
212 #define VMCS_GUEST_LDTR_ACCESS_RIGHTS 0x00004820
213 #define VMCS_GUEST_TR_ACCESS_RIGHTS 0x00004822
214 #define VMCS_GUEST_INTERRUPTIBILITY 0x00004824
215 #define VMCS_GUEST_ACTIVITY 0x00004826
216 #define VMCS_GUEST_SMBASE 0x00004828
217 #define VMCS_GUEST_IA32_SYSENTER_CS 0x0000482A
218 #define VMCS_PREEMPTION_TIMER_VALUE 0x0000482E
220 /* 32-bit host state fields */
221 #define VMCS_HOST_IA32_SYSENTER_CS 0x00004C00
223 /* Natural Width control fields */
224 #define VMCS_CR0_MASK 0x00006000
225 #define VMCS_CR4_MASK 0x00006002
226 #define VMCS_CR0_SHADOW 0x00006004
227 #define VMCS_CR4_SHADOW 0x00006006
228 #define VMCS_CR3_TARGET0 0x00006008
229 #define VMCS_CR3_TARGET1 0x0000600A
230 #define VMCS_CR3_TARGET2 0x0000600C
231 #define VMCS_CR3_TARGET3 0x0000600E
233 /* Natural Width read-only fields */
234 #define VMCS_EXIT_QUALIFICATION 0x00006400
235 #define VMCS_IO_RCX 0x00006402
236 #define VMCS_IO_RSI 0x00006404
237 #define VMCS_IO_RDI 0x00006406
238 #define VMCS_IO_RIP 0x00006408
239 #define VMCS_GUEST_LINEAR_ADDRESS 0x0000640A
241 /* Natural Width guest-state fields */
242 #define VMCS_GUEST_CR0 0x00006800
243 #define VMCS_GUEST_CR3 0x00006802
244 #define VMCS_GUEST_CR4 0x00006804
245 #define VMCS_GUEST_ES_BASE 0x00006806
246 #define VMCS_GUEST_CS_BASE 0x00006808
247 #define VMCS_GUEST_SS_BASE 0x0000680A
248 #define VMCS_GUEST_DS_BASE 0x0000680C
249 #define VMCS_GUEST_FS_BASE 0x0000680E
250 #define VMCS_GUEST_GS_BASE 0x00006810
251 #define VMCS_GUEST_LDTR_BASE 0x00006812
252 #define VMCS_GUEST_TR_BASE 0x00006814
253 #define VMCS_GUEST_GDTR_BASE 0x00006816
254 #define VMCS_GUEST_IDTR_BASE 0x00006818
255 #define VMCS_GUEST_DR7 0x0000681A
256 #define VMCS_GUEST_RSP 0x0000681C
257 #define VMCS_GUEST_RIP 0x0000681E
258 #define VMCS_GUEST_RFLAGS 0x00006820
259 #define VMCS_GUEST_PENDING_DBG_EXCEPTIONS 0x00006822
260 #define VMCS_GUEST_IA32_SYSENTER_ESP 0x00006824
261 #define VMCS_GUEST_IA32_SYSENTER_EIP 0x00006826
263 /* Natural Width host-state fields */
264 #define VMCS_HOST_CR0 0x00006C00
265 #define VMCS_HOST_CR3 0x00006C02
266 #define VMCS_HOST_CR4 0x00006C04
267 #define VMCS_HOST_FS_BASE 0x00006C06
268 #define VMCS_HOST_GS_BASE 0x00006C08
269 #define VMCS_HOST_TR_BASE 0x00006C0A
270 #define VMCS_HOST_GDTR_BASE 0x00006C0C
271 #define VMCS_HOST_IDTR_BASE 0x00006C0E
272 #define VMCS_HOST_IA32_SYSENTER_ESP 0x00006C10
273 #define VMCS_HOST_IA32_SYSENTER_EIP 0x00006C12
274 #define VMCS_HOST_RSP 0x00006C14
275 #define VMCS_HOST_RIP 0x00006c16
278 * VM instruction error numbers
280 #define VMRESUME_WITH_NON_LAUNCHED_VMCS 5
285 #define EXIT_REASON_EXCEPTION 0
286 #define EXIT_REASON_EXT_INTR 1
287 #define EXIT_REASON_TRIPLE_FAULT 2
288 #define EXIT_REASON_INIT 3
289 #define EXIT_REASON_SIPI 4
290 #define EXIT_REASON_IO_SMI 5
291 #define EXIT_REASON_SMI 6
292 #define EXIT_REASON_INTR_WINDOW 7
293 #define EXIT_REASON_NMI_WINDOW 8
294 #define EXIT_REASON_TASK_SWITCH 9
295 #define EXIT_REASON_CPUID 10
296 #define EXIT_REASON_GETSEC 11
297 #define EXIT_REASON_HLT 12
298 #define EXIT_REASON_INVD 13
299 #define EXIT_REASON_INVLPG 14
300 #define EXIT_REASON_RDPMC 15
301 #define EXIT_REASON_RDTSC 16
302 #define EXIT_REASON_RSM 17
303 #define EXIT_REASON_VMCALL 18
304 #define EXIT_REASON_VMCLEAR 19
305 #define EXIT_REASON_VMLAUNCH 20
306 #define EXIT_REASON_VMPTRLD 21
307 #define EXIT_REASON_VMPTRST 22
308 #define EXIT_REASON_VMREAD 23
309 #define EXIT_REASON_VMRESUME 24
310 #define EXIT_REASON_VMWRITE 25
311 #define EXIT_REASON_VMXOFF 26
312 #define EXIT_REASON_VMXON 27
313 #define EXIT_REASON_CR_ACCESS 28
314 #define EXIT_REASON_DR_ACCESS 29
315 #define EXIT_REASON_INOUT 30
316 #define EXIT_REASON_RDMSR 31
317 #define EXIT_REASON_WRMSR 32
318 #define EXIT_REASON_INVAL_VMCS 33
319 #define EXIT_REASON_INVAL_MSR 34
320 #define EXIT_REASON_MWAIT 36
321 #define EXIT_REASON_MTF 37
322 #define EXIT_REASON_MONITOR 39
323 #define EXIT_REASON_PAUSE 40
324 #define EXIT_REASON_MCE_DURING_ENTRY 41
325 #define EXIT_REASON_TPR 43
326 #define EXIT_REASON_APIC_ACCESS 44
327 #define EXIT_REASON_VIRTUALIZED_EOI 45
328 #define EXIT_REASON_GDTR_IDTR 46
329 #define EXIT_REASON_LDTR_TR 47
330 #define EXIT_REASON_EPT_FAULT 48
331 #define EXIT_REASON_EPT_MISCONFIG 49
332 #define EXIT_REASON_INVEPT 50
333 #define EXIT_REASON_RDTSCP 51
334 #define EXIT_REASON_VMX_PREEMPT 52
335 #define EXIT_REASON_INVVPID 53
336 #define EXIT_REASON_WBINVD 54
337 #define EXIT_REASON_XSETBV 55
338 #define EXIT_REASON_APIC_WRITE 56
341 * NMI unblocking due to IRET.
343 * Applies to VM-exits due to hardware exception or EPT fault.
345 #define EXIT_QUAL_NMIUDTI (1 << 12)
347 * VMCS interrupt information fields
349 #define VMCS_INTR_VALID (1U << 31)
350 #define VMCS_INTR_T_MASK 0x700 /* Interruption-info type */
351 #define VMCS_INTR_T_HWINTR (0 << 8)
352 #define VMCS_INTR_T_NMI (2 << 8)
353 #define VMCS_INTR_T_HWEXCEPTION (3 << 8)
354 #define VMCS_INTR_T_SWINTR (4 << 8)
355 #define VMCS_INTR_T_PRIV_SWEXCEPTION (5 << 8)
356 #define VMCS_INTR_T_SWEXCEPTION (6 << 8)
357 #define VMCS_INTR_DEL_ERRCODE (1 << 11)
360 * VMCS IDT-Vectoring information fields
362 #define VMCS_IDT_VEC_VALID (1U << 31)
363 #define VMCS_IDT_VEC_ERRCODE_VALID (1 << 11)
366 * VMCS Guest interruptibility field
368 #define VMCS_INTERRUPTIBILITY_STI_BLOCKING (1 << 0)
369 #define VMCS_INTERRUPTIBILITY_MOVSS_BLOCKING (1 << 1)
370 #define VMCS_INTERRUPTIBILITY_SMI_BLOCKING (1 << 2)
371 #define VMCS_INTERRUPTIBILITY_NMI_BLOCKING (1 << 3)
374 * Exit qualification for EXIT_REASON_INVAL_VMCS
376 #define EXIT_QUAL_NMI_WHILE_STI_BLOCKING 3
379 * Exit qualification for EPT violation
381 #define EPT_VIOLATION_DATA_READ (1UL << 0)
382 #define EPT_VIOLATION_DATA_WRITE (1UL << 1)
383 #define EPT_VIOLATION_INST_FETCH (1UL << 2)
384 #define EPT_VIOLATION_GPA_READABLE (1UL << 3)
385 #define EPT_VIOLATION_GPA_WRITEABLE (1UL << 4)
386 #define EPT_VIOLATION_GPA_EXECUTABLE (1UL << 5)
387 #define EPT_VIOLATION_GLA_VALID (1UL << 7)
388 #define EPT_VIOLATION_XLAT_VALID (1UL << 8)
391 * Exit qualification for APIC-access VM exit
393 #define APIC_ACCESS_OFFSET(qual) ((qual) & 0xFFF)
394 #define APIC_ACCESS_TYPE(qual) (((qual) >> 12) & 0xF)
397 * Exit qualification for APIC-write VM exit
399 #define APIC_WRITE_OFFSET(qual) ((qual) & 0xFFF)