2 * Copyright (c) 2011 NetApp, Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
37 register_t guest_rdi; /* Guest state */
54 register_t host_r15; /* Host state */
62 * XXX todo debug registers and fpu state
68 * The pmap needs to be deactivated in vmx_enter_guest()
69 * so keep a copy of the 'pmap' in each vmxctx.
81 uint64_t nextrip; /* next instruction to be executed by guest */
82 int lastcpu; /* host cpu that this 'vcpu' last ran on */
87 uint32_t reg[PAGE_SIZE / 4];
89 CTASSERT(sizeof(struct apic_page) == PAGE_SIZE);
91 /* Posted Interrupt Descriptor (described in section 29.6 of the Intel SDM) */
97 CTASSERT(sizeof(struct pir_desc) == 64);
99 /* Index into the 'guest_msrs[]' array */
107 GUEST_MSR_NUM /* must be the last enumeration */
110 /* virtual machine softc */
112 struct vmcs vmcs[VM_MAXCPU]; /* one vmcs per virtual cpu */
113 struct apic_page apic_page[VM_MAXCPU]; /* one apic page per vcpu */
114 char msr_bitmap[PAGE_SIZE];
115 struct pir_desc pir_desc[VM_MAXCPU];
116 uint64_t guest_msrs[VM_MAXCPU][GUEST_MSR_NUM];
117 struct vmxctx ctx[VM_MAXCPU];
118 struct vmxcap cap[VM_MAXCPU];
119 struct vmxstate state[VM_MAXCPU];
122 long eptgen[MAXCPU]; /* cached pmap->pm_eptgen */
124 CTASSERT((offsetof(struct vmx, vmcs) & PAGE_MASK) == 0);
125 CTASSERT((offsetof(struct vmx, msr_bitmap) & PAGE_MASK) == 0);
126 CTASSERT((offsetof(struct vmx, pir_desc[0]) & 63) == 0);
128 #define VMX_GUEST_VMEXIT 0
129 #define VMX_VMRESUME_ERROR 1
130 #define VMX_VMLAUNCH_ERROR 2
131 #define VMX_INVEPT_ERROR 3
132 int vmx_enter_guest(struct vmxctx *ctx, struct vmx *vmx, int launched);
133 void vmx_call_isr(uintptr_t entry);
135 u_long vmx_fix_cr0(u_long cr0);
136 u_long vmx_fix_cr4(u_long cr4);
138 int vmx_set_tsc_offset(struct vmx *vmx, int vcpu, uint64_t offset);
140 extern char vmx_exit_guest[];