1 # Copyright (c) 2001, 2008, Juniper Networks, Inc.
4 # Redistribution and use in source and binary forms, with or without
5 # modification, are permitted provided that the following conditions
7 # 1. Redistributions of source code must retain the above copyright
8 # notice, this list of conditions and the following disclaimer.
9 # 2. Redistributions in binary form must reproduce the above copyright
10 # notice, this list of conditions and the following disclaimer in the
11 # documentation and/or other materials provided with the distribution.
12 # 3. Neither the name of the Juniper Networks, Inc. nor the names of its
13 # contributors may be used to endorse or promote products derived from
14 # this software without specific prior written permission.
16 # THIS SOFTWARE IS PROVIDED BY JUNIPER NETWORKS AND CONTRIBUTORS ``AS IS'' AND
17 # ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 # IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 # ARE DISCLAIMED. IN NO EVENT SHALL JUNIPER NETWORKS OR CONTRIBUTORS BE LIABLE
20 # FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 # DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
22 # OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 # HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
24 # LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
25 # OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28 # JNPR: options.mips,v 1.2 2006/09/15 12:52:34
31 CPU_MIPS4KC opt_global.h
32 CPU_MIPS24K opt_global.h
33 CPU_MIPS34K opt_global.h
34 CPU_MIPS74K opt_global.h
35 CPU_MIPS1004K opt_global.h
36 CPU_MIPS1074K opt_global.h
37 CPU_INTERAPTIV opt_global.h
38 CPU_PROAPTIV opt_global.h
39 CPU_MIPS32 opt_global.h
40 CPU_MIPS64 opt_global.h
41 CPU_SENTRY5 opt_global.h
43 CPU_CNMIPS opt_global.h
47 CPU_XBURST opt_global.h
48 CPU_MALTA opt_global.h
50 # which MACHINE_ARCH architecture
61 COMPAT_FREEBSD32 opt_global.h
65 CFE_CONSOLE opt_global.h
67 CFE_ENV_SIZE opt_global.h
71 TICK_USE_YAMON_FREQ opt_global.h
72 TICK_USE_MALTA_RTC opt_global.h
75 # The highest memory address that can be used by the kernel in units of KB.
80 # Manual override of cache config
82 MIPS_DISABLE_L1_CACHE opt_global.h
85 # Options that control the Cavium Simple Executive.
87 OCTEON_MODEL opt_cvmx.h
88 OCTEON_VENDOR_LANNER opt_cvmx.h
89 OCTEON_VENDOR_UBIQUITI opt_cvmx.h
90 OCTEON_VENDOR_RADISYS opt_cvmx.h
91 OCTEON_VENDOR_GEFES opt_cvmx.h
92 OCTEON_BOARD_CAPK_0100ND opt_cvmx.h
95 # Options specific to the BERI platform.
97 BERI_LARGE_TLB opt_global.h
98 PLATFORM_INIT_SECONDARY opt_global.h
101 # Options that control the NetFPGA-10G Embedded CPU Ethernet Core.
103 NF10BMAC_64BIT opt_netfpga.h
106 # Options that control the Atheros SoC peripherals
108 ARGE_DEBUG opt_arge.h
112 # At least one of the AR71XX ubiquiti boards has a Redboot configuration
113 # that "lies" about the amount of RAM it has. Until a cleaner method is
114 # defined, this option will suffice in overriding what Redboot says.
116 AR71XX_REALMEM opt_ar71xx.h
117 AR71XX_ENV_UBOOT opt_ar71xx.h
118 AR71XX_ENV_REDBOOT opt_ar71xx.h
119 AR71XX_ENV_ROUTERBOOT opt_ar71xx.h
120 AR71XX_ATH_EEPROM opt_ar71xx.h
123 # Options for AR531X SOC. AR531X_1ST_GENERATION is AR5311 to AR5314.
126 AR531X_1ST_GENERATION opt_ar531x.h
127 AR531X_REALMEM opt_ar531x.h
128 AR531X_ENV_UBOOT opt_ar531x.h
129 AR531X_APB_DEBUG opt_ar531x.h
130 ARE_MDIO opt_ar531x.h
134 # Options that control the Ralink RT305xF Etherenet MAC.
136 IF_RT_DEBUG opt_if_rt.h
137 IF_RT_PHY_SUPPORT opt_if_rt.h
138 IF_RT_RING_DATA_COUNT opt_if_rt.h
141 # Options that control the Ralink/Mediatek SoC type.
149 RT305X_UBOOT opt_rt305x.h
150 RT305X_USE_UART opt_rt305x.h
154 # Options that affect the pmap.
159 # Options to use INTRNG code
162 MIPS_NIRQ opt_global.h