2 * SPDX-License-Identifier: BSD-3-Clause
4 * Copyright (c) 1995 Bruce Evans.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
19 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
20 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
23 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
28 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
35 * Definitions for Cyclades Cyclom-Y serial boards.
39 * Cyclades register offsets. These are physical offsets for ISA boards
40 * and physical offsets divided by 2 for PCI boards.
42 #define CY8_SVCACKR 0x100 /* (r) */
43 #define CY8_SVCACKT 0x200 /* (r) */
44 #define CY8_SVCACKM 0x300 /* (r) */
45 #define CY16_RESET 0x1400 /* (r) */
46 #define CY_CLEAR_INTR 0x1800 /* intr ack address (w) */
48 #define CY_MAX_CD1400s 8 /* for Cyclom-32Y */
50 #define CY_CLOCK(version) ((version) >= 0x48 ? 60000000 : 25000000)
51 #define CY_RTS_DTR_SWAPPED(version) ((version) >= 0x48)
54 * The `cd' macros are for access to cd1400 registers. The `cy' macros
55 * are for access to Cyclades registers. Both sets of macros scale the
56 * register number to get an offset, but the scales are different for
57 * mostly historical reasons.
60 #define cd_inb(iobase, reg, cy_align) \
61 (++cd_inbs, *((iobase) + (2 * (reg) << (cy_align))))
62 #define cy_inb(iobase, reg, cy_align) \
63 (++cy_inbs, *((iobase) + ((reg) << (cy_align))))
64 #define cd_outb(iobase, reg, cy_align, val) \
65 (++cd_outbs, (void)(*((iobase) + (2 * (reg) << (cy_align))) = (val)))
66 #define cy_outb(iobase, reg, cy_align, val) \
67 (++cy_outbs, (void)(*((iobase) + ((reg) << (cy_align))) = (val)))
69 #define cd_inb(iobase, reg, cy_align) \
70 (*((iobase) + (2 * (reg) << (cy_align))))
71 #define cy_inb(iobase, reg, cy_align) \
72 (*((iobase) + ((reg) << (cy_align))))
73 #define cd_outb(iobase, reg, cy_align, val) \
74 ((void)(*((iobase) + (2 * (reg) << (cy_align))) = (val)))
75 #define cy_outb(iobase, reg, cy_align, val) \
76 ((void)(*((iobase) + ((reg) << (cy_align))) = (val)))