2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2015-2020 Amazon.com, Inc. or its affiliates.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
14 * 2. Redistributions in binary form must reproduce the above copyright
15 * notice, this list of conditions and the following disclaimer in the
16 * documentation and/or other materials provided with the distribution.
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
19 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
20 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
21 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
24 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 #include "ena-com/ena_com.h"
38 #include "ena-com/ena_eth_com.h"
40 #define ENA_DRV_MODULE_VER_MAJOR 2
41 #define ENA_DRV_MODULE_VER_MINOR 6
42 #define ENA_DRV_MODULE_VER_SUBMINOR 3
44 #define ENA_DRV_MODULE_NAME "ena"
46 #ifndef ENA_DRV_MODULE_VERSION
47 #define ENA_DRV_MODULE_VERSION \
48 __XSTRING(ENA_DRV_MODULE_VER_MAJOR) "." \
49 __XSTRING(ENA_DRV_MODULE_VER_MINOR) "." \
50 __XSTRING(ENA_DRV_MODULE_VER_SUBMINOR)
52 #define ENA_DEVICE_NAME "Elastic Network Adapter (ENA)"
53 #define ENA_DEVICE_DESC "ENA adapter"
55 /* Calculate DMA mask - width for ena cannot exceed 48, so it is safe */
56 #define ENA_DMA_BIT_MASK(x) ((1ULL << (x)) - 1ULL)
58 /* 1 for AENQ + ADMIN */
59 #define ENA_ADMIN_MSIX_VEC 1
60 #define ENA_MAX_MSIX_VEC(io_queues) (ENA_ADMIN_MSIX_VEC + (io_queues))
65 #define ENA_BUS_DMA_SEGS 32
67 #define ENA_DEFAULT_BUF_RING_SIZE 4096
69 #define ENA_DEFAULT_RING_SIZE 1024
70 #define ENA_MIN_RING_SIZE 256
73 * Refill Rx queue when number of required descriptors is above
74 * QUEUE_SIZE / ENA_RX_REFILL_THRESH_DIVIDER or ENA_RX_REFILL_THRESH_PACKET
76 #define ENA_RX_REFILL_THRESH_DIVIDER 8
77 #define ENA_RX_REFILL_THRESH_PACKET 256
79 #define ENA_IRQNAME_SIZE 40
81 #define ENA_PKT_MAX_BUFS 19
83 #define ENA_RX_RSS_TABLE_LOG_SIZE 7
84 #define ENA_RX_RSS_TABLE_SIZE (1 << ENA_RX_RSS_TABLE_LOG_SIZE)
86 #define ENA_HASH_KEY_SIZE 40
88 #define ENA_MAX_FRAME_LEN 10000
89 #define ENA_MIN_FRAME_LEN 60
91 #define ENA_TX_RESUME_THRESH (ENA_PKT_MAX_BUFS + 2)
93 #define ENA_DB_THRESHOLD 64
95 #define ENA_TX_COMMIT 32
97 * TX budget for cleaning. It should be half of the RX budget to reduce amount
98 * of TCP retransmissions.
100 #define ENA_TX_BUDGET 128
101 /* RX cleanup budget. -1 stands for infinity. */
102 #define ENA_RX_BUDGET 256
104 * How many times we can repeat cleanup in the io irq handling routine if the
105 * RX or TX budget was depleted.
107 #define ENA_CLEAN_BUDGET 8
109 #define ENA_RX_IRQ_INTERVAL 20
110 #define ENA_TX_IRQ_INTERVAL 50
112 #define ENA_MIN_MTU 128
114 #define ENA_TSO_MAXSIZE 65536
116 #define ENA_MMIO_DISABLE_REG_READ BIT(0)
118 #define ENA_TX_RING_IDX_NEXT(idx, ring_size) (((idx) + 1) & ((ring_size) - 1))
120 #define ENA_RX_RING_IDX_NEXT(idx, ring_size) (((idx) + 1) & ((ring_size) - 1))
122 #define ENA_IO_TXQ_IDX(q) (2 * (q))
123 #define ENA_IO_RXQ_IDX(q) (2 * (q) + 1)
124 #define ENA_IO_TXQ_IDX_TO_COMBINED_IDX(q) ((q) / 2)
125 #define ENA_IO_RXQ_IDX_TO_COMBINED_IDX(q) (((q) - 1) / 2)
127 #define ENA_MGMNT_IRQ_IDX 0
128 #define ENA_IO_IRQ_FIRST_IDX 1
129 #define ENA_IO_IRQ_IDX(q) (ENA_IO_IRQ_FIRST_IDX + (q))
131 #define ENA_MAX_NO_INTERRUPT_ITERATIONS 3
134 * ENA device should send keep alive msg every 1 sec.
135 * We wait for 6 sec just to be on the safe side.
137 #define ENA_DEFAULT_KEEP_ALIVE_TO (SBT_1S * 6)
139 /* Time in jiffies before concluding the transmitter is hung. */
140 #define ENA_DEFAULT_TX_CMP_TO (SBT_1S * 5)
142 /* Number of queues to check for missing queues per timer tick */
143 #define ENA_DEFAULT_TX_MONITORED_QUEUES (4)
145 /* Max number of timeouted packets before device reset */
146 #define ENA_DEFAULT_TX_CMP_THRESHOLD (128)
149 * Supported PCI vendor and devices IDs
151 #define PCI_VENDOR_ID_AMAZON 0x1d0f
153 #define PCI_DEV_ID_ENA_PF 0x0ec2
154 #define PCI_DEV_ID_ENA_PF_RSERV0 0x1ec2
155 #define PCI_DEV_ID_ENA_VF 0xec20
156 #define PCI_DEV_ID_ENA_VF_RSERV0 0xec21
159 * Flags indicating current ENA driver state
162 ENA_FLAG_DEVICE_RUNNING,
165 ENA_FLAG_MSIX_ENABLED,
166 ENA_FLAG_TRIGGER_RESET,
167 ENA_FLAG_ONGOING_RESET,
168 ENA_FLAG_DEV_UP_BEFORE_RESET,
170 ENA_FLAGS_NUMBER = ENA_FLAG_RSS_ACTIVE
173 BITSET_DEFINE(_ena_state, ENA_FLAGS_NUMBER);
174 typedef struct _ena_state ena_state_t;
176 #define ENA_FLAG_ZERO(adapter) \
177 BIT_ZERO(ENA_FLAGS_NUMBER, &(adapter)->flags)
178 #define ENA_FLAG_ISSET(bit, adapter) \
179 BIT_ISSET(ENA_FLAGS_NUMBER, (bit), &(adapter)->flags)
180 #define ENA_FLAG_SET_ATOMIC(bit, adapter) \
181 BIT_SET_ATOMIC(ENA_FLAGS_NUMBER, (bit), &(adapter)->flags)
182 #define ENA_FLAG_CLEAR_ATOMIC(bit, adapter) \
183 BIT_CLR_ATOMIC(ENA_FLAGS_NUMBER, (bit), &(adapter)->flags)
190 typedef struct _ena_vendor_info_t {
197 /* Interrupt resources */
198 struct resource *res;
199 driver_filter_t *handler;
207 char name[ENA_IRQNAME_SIZE];
211 struct ena_adapter *adapter;
212 struct ena_ring *tx_ring;
213 struct ena_ring *rx_ring;
215 struct task cleanup_task;
216 struct taskqueue *cleanup_tq;
224 struct sysctl_oid *oid;
227 struct ena_calc_queue_size_ctx {
228 struct ena_com_dev_get_features_ctx *get_feat_ctx;
229 struct ena_com_dev *ena_dev;
231 uint32_t tx_queue_size;
232 uint32_t rx_queue_size;
233 uint32_t max_tx_queue_size;
234 uint32_t max_rx_queue_size;
235 uint16_t max_tx_sgl_size;
236 uint16_t max_rx_sgl_size;
240 struct ena_netmap_tx_info {
241 uint32_t socket_buf_idx[ENA_PKT_MAX_BUFS];
242 bus_dmamap_t map_seg[ENA_PKT_MAX_BUFS];
243 unsigned int sockets_used;
247 struct ena_tx_buffer {
249 /* # of ena desc for this specific mbuf
250 * (includes data desc and metadata desc) */
251 unsigned int tx_descs;
252 /* # of buffers used by this mbuf */
253 unsigned int num_of_bufs;
257 /* Used to detect missing tx packets */
258 struct bintime timestamp;
262 struct ena_netmap_tx_info nm_info;
263 #endif /* DEV_NETMAP */
265 struct ena_com_buf bufs[ENA_PKT_MAX_BUFS];
266 } __aligned(CACHE_LINE_SIZE);
268 struct ena_rx_buffer {
271 struct ena_com_buf ena_buf;
273 uint32_t netmap_buf_idx;
274 #endif /* DEV_NETMAP */
275 } __aligned(CACHE_LINE_SIZE);
277 struct ena_stats_tx {
280 counter_u64_t prepare_ctx_err;
281 counter_u64_t dma_mapping_err;
282 counter_u64_t doorbells;
283 counter_u64_t missing_tx_comp;
284 counter_u64_t bad_req_id;
285 counter_u64_t collapse;
286 counter_u64_t collapse_err;
287 counter_u64_t queue_wakeup;
288 counter_u64_t queue_stop;
289 counter_u64_t llq_buffer_copy;
290 counter_u64_t unmask_interrupt_num;
293 struct ena_stats_rx {
296 counter_u64_t refil_partial;
297 counter_u64_t csum_bad;
298 counter_u64_t mjum_alloc_fail;
299 counter_u64_t mbuf_alloc_fail;
300 counter_u64_t dma_mapping_err;
301 counter_u64_t bad_desc_num;
302 counter_u64_t bad_req_id;
303 counter_u64_t empty_rx_ring;
304 counter_u64_t csum_good;
308 /* Holds the empty requests for TX/RX out of order completions */
310 uint16_t *free_tx_ids;
311 uint16_t *free_rx_ids;
313 struct ena_com_dev *ena_dev;
314 struct ena_adapter *adapter;
315 struct ena_com_io_cq *ena_com_io_cq;
316 struct ena_com_io_sq *ena_com_io_sq;
320 /* Determines if device will use LLQ or normal mode for TX */
321 enum ena_admin_placement_policy_type tx_mem_queue_type;
323 /* The maximum length the driver can push to the device (For LLQ) */
324 uint8_t tx_max_header_size;
325 /* The maximum (and default) mbuf size for the Rx descriptor. */
330 uint8_t first_interrupt;
331 uint16_t no_interrupt_event_cnt;
333 struct ena_com_rx_buf_info ena_bufs[ENA_PKT_MAX_BUFS];
338 uint16_t next_to_use;
339 uint16_t next_to_clean;
342 struct ena_tx_buffer *tx_buffer_info; /* contex of tx packet */
343 struct ena_rx_buffer *rx_buffer_info; /* contex of rx packet */
345 int ring_size; /* number of tx/rx_buffer_info's entries */
347 struct buf_ring *br; /* only for TX */
348 uint32_t buf_ring_size;
354 struct task enqueue_task;
355 struct taskqueue *enqueue_tq;
359 struct ena_stats_tx tx_stats;
360 struct ena_stats_rx rx_stats;
365 /* For Tx ring to indicate if it's running or not */
369 /* How many packets are sent in one Tx loop, used for doorbells */
373 uint8_t *push_buf_intermediate_buf;
375 int tx_last_cleanup_ticks;
379 #endif /* DEV_NETMAP */
380 } __aligned(CACHE_LINE_SIZE);
382 struct ena_stats_dev {
383 counter_u64_t wd_expired;
384 counter_u64_t interface_up;
385 counter_u64_t interface_down;
386 counter_u64_t admin_q_pause;
389 struct ena_hw_stats {
390 counter_u64_t rx_packets;
391 counter_u64_t tx_packets;
393 counter_u64_t rx_bytes;
394 counter_u64_t tx_bytes;
396 counter_u64_t rx_drops;
397 counter_u64_t tx_drops;
400 /* Board specific private data structure */
402 struct ena_com_dev *ena_dev;
404 /* OS defined structs */
407 struct ifmedia media;
410 struct resource *memory;
411 struct resource *registers;
412 struct resource *msix;
416 struct msix_entry *msix_entries;
419 /* DMA tags used throughout the driver adapter for Tx and Rx */
420 bus_dma_tag_t tx_buf_tag;
421 bus_dma_tag_t rx_buf_tag;
426 uint32_t num_io_queues;
427 uint32_t max_num_io_queues;
429 uint32_t requested_tx_ring_size;
430 uint32_t requested_rx_ring_size;
432 uint32_t max_tx_ring_size;
433 uint32_t max_rx_ring_size;
435 uint16_t max_tx_sgl_size;
436 uint16_t max_rx_sgl_size;
438 uint32_t tx_offload_cap;
440 uint32_t buf_ring_size;
444 struct ena_indir *rss_indir;
446 uint8_t mac_addr[ETHER_ADDR_LEN];
451 /* Queue will represent one TX and one RX ring */
452 struct ena_que que[ENA_MAX_NUM_IO_QUEUES]
453 __aligned(CACHE_LINE_SIZE);
456 struct ena_ring tx_ring[ENA_MAX_NUM_IO_QUEUES]
457 __aligned(CACHE_LINE_SIZE);
460 struct ena_ring rx_ring[ENA_MAX_NUM_IO_QUEUES]
461 __aligned(CACHE_LINE_SIZE);
463 struct ena_irq irq_tbl[ENA_MAX_MSIX_VEC(ENA_MAX_NUM_IO_QUEUES)];
466 struct callout timer_service;
467 sbintime_t keep_alive_timestamp;
468 uint32_t next_monitored_tx_qid;
469 struct task reset_task;
470 struct taskqueue *reset_tq;
471 struct task metrics_task;
472 struct taskqueue *metrics_tq;
474 sbintime_t keep_alive_timeout;
475 sbintime_t missing_tx_timeout;
476 uint32_t missing_tx_max_queues;
477 uint32_t missing_tx_threshold;
478 bool disable_meta_caching;
480 uint16_t eni_metrics_sample_interval;
481 uint16_t eni_metrics_sample_interval_cnt;
484 struct ena_stats_dev dev_stats;
485 struct ena_hw_stats hw_stats;
486 struct ena_admin_eni_stats eni_metrics;
488 enum ena_regs_reset_reason_types reset_reason;
491 #define ENA_RING_MTX_LOCK(_ring) mtx_lock(&(_ring)->ring_mtx)
492 #define ENA_RING_MTX_TRYLOCK(_ring) mtx_trylock(&(_ring)->ring_mtx)
493 #define ENA_RING_MTX_UNLOCK(_ring) mtx_unlock(&(_ring)->ring_mtx)
494 #define ENA_RING_MTX_ASSERT(_ring) \
495 mtx_assert(&(_ring)->ring_mtx, MA_OWNED)
497 #define ENA_LOCK_INIT() \
498 sx_init(&ena_global_lock, "ENA global lock")
499 #define ENA_LOCK_DESTROY() sx_destroy(&ena_global_lock)
500 #define ENA_LOCK_LOCK() sx_xlock(&ena_global_lock)
501 #define ENA_LOCK_UNLOCK() sx_unlock(&ena_global_lock)
502 #define ENA_LOCK_ASSERT() sx_assert(&ena_global_lock, SA_XLOCKED)
504 #define ENA_TIMER_INIT(_adapter) \
505 callout_init(&(_adapter)->timer_service, true)
506 #define ENA_TIMER_DRAIN(_adapter) \
507 callout_drain(&(_adapter)->timer_service)
508 #define ENA_TIMER_RESET(_adapter) \
509 callout_reset_sbt(&(_adapter)->timer_service, SBT_1S, SBT_1S, \
510 ena_timer_service, (void*)(_adapter), 0)
512 #define clamp_t(type, _x, min, max) min_t(type, max_t(type, _x, min), max)
513 #define clamp_val(val, lo, hi) clamp_t(__typeof(val), val, lo, hi)
515 extern struct sx ena_global_lock;
517 int ena_up(struct ena_adapter *adapter);
518 void ena_down(struct ena_adapter *adapter);
519 int ena_restore_device(struct ena_adapter *adapter);
520 void ena_destroy_device(struct ena_adapter *adapter, bool graceful);
521 int ena_refill_rx_bufs(struct ena_ring *rx_ring, uint32_t num);
522 int ena_update_buf_ring_size(struct ena_adapter *adapter,
523 uint32_t new_buf_ring_size);
524 int ena_update_queue_size(struct ena_adapter *adapter, uint32_t new_tx_size,
525 uint32_t new_rx_size);
526 int ena_update_io_queue_nb(struct ena_adapter *adapter, uint32_t new_num);
529 ena_mbuf_count(struct mbuf *mbuf)
533 while ((mbuf = mbuf->m_next) != NULL)
540 ena_trigger_reset(struct ena_adapter *adapter,
541 enum ena_regs_reset_reason_types reset_reason)
543 if (likely(!ENA_FLAG_ISSET(ENA_FLAG_TRIGGER_RESET, adapter))) {
544 adapter->reset_reason = reset_reason;
545 ENA_FLAG_SET_ATOMIC(ENA_FLAG_TRIGGER_RESET, adapter);
550 ena_ring_tx_doorbell(struct ena_ring *tx_ring)
552 ena_com_write_sq_doorbell(tx_ring->ena_com_io_sq);
553 counter_u64_add(tx_ring->tx_stats.doorbells, 1);
554 tx_ring->acum_pkts = 0;
557 #endif /* !(ENA_H) */