1 /******************************************************************************
3 Copyright (c) 2001-2017, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ******************************************************************************/
35 #include "ixgbe_type.h"
36 #include "ixgbe_82599.h"
37 #include "ixgbe_api.h"
38 #include "ixgbe_common.h"
39 #include "ixgbe_phy.h"
41 #define IXGBE_82599_MAX_TX_QUEUES 128
42 #define IXGBE_82599_MAX_RX_QUEUES 128
43 #define IXGBE_82599_RAR_ENTRIES 128
44 #define IXGBE_82599_MC_TBL_SIZE 128
45 #define IXGBE_82599_VFT_TBL_SIZE 128
46 #define IXGBE_82599_RX_PB_SIZE 512
48 static s32 ixgbe_setup_copper_link_82599(struct ixgbe_hw *hw,
49 ixgbe_link_speed speed,
50 bool autoneg_wait_to_complete);
51 static s32 ixgbe_verify_fw_version_82599(struct ixgbe_hw *hw);
52 static s32 ixgbe_read_eeprom_82599(struct ixgbe_hw *hw,
53 u16 offset, u16 *data);
54 static s32 ixgbe_read_eeprom_buffer_82599(struct ixgbe_hw *hw, u16 offset,
55 u16 words, u16 *data);
56 static s32 ixgbe_read_i2c_byte_82599(struct ixgbe_hw *hw, u8 byte_offset,
57 u8 dev_addr, u8 *data);
58 static s32 ixgbe_write_i2c_byte_82599(struct ixgbe_hw *hw, u8 byte_offset,
59 u8 dev_addr, u8 data);
61 void ixgbe_init_mac_link_ops_82599(struct ixgbe_hw *hw)
63 struct ixgbe_mac_info *mac = &hw->mac;
65 DEBUGFUNC("ixgbe_init_mac_link_ops_82599");
68 * enable the laser control functions for SFP+ fiber
71 if ((mac->ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
72 !ixgbe_mng_enabled(hw)) {
73 mac->ops.disable_tx_laser =
74 ixgbe_disable_tx_laser_multispeed_fiber;
75 mac->ops.enable_tx_laser =
76 ixgbe_enable_tx_laser_multispeed_fiber;
77 mac->ops.flap_tx_laser = ixgbe_flap_tx_laser_multispeed_fiber;
80 mac->ops.disable_tx_laser = NULL;
81 mac->ops.enable_tx_laser = NULL;
82 mac->ops.flap_tx_laser = NULL;
85 if (hw->phy.multispeed_fiber) {
86 /* Set up dual speed SFP+ support */
87 mac->ops.setup_link = ixgbe_setup_mac_link_multispeed_fiber;
88 mac->ops.setup_mac_link = ixgbe_setup_mac_link_82599;
89 mac->ops.set_rate_select_speed =
90 ixgbe_set_hard_rate_select_speed;
91 if (ixgbe_get_media_type(hw) == ixgbe_media_type_fiber_fixed)
92 mac->ops.set_rate_select_speed =
93 ixgbe_set_soft_rate_select_speed;
95 if ((ixgbe_get_media_type(hw) == ixgbe_media_type_backplane) &&
96 (hw->phy.smart_speed == ixgbe_smart_speed_auto ||
97 hw->phy.smart_speed == ixgbe_smart_speed_on) &&
98 !ixgbe_verify_lesm_fw_enabled_82599(hw)) {
99 mac->ops.setup_link = ixgbe_setup_mac_link_smartspeed;
101 mac->ops.setup_link = ixgbe_setup_mac_link_82599;
107 * ixgbe_init_phy_ops_82599 - PHY/SFP specific init
108 * @hw: pointer to hardware structure
110 * Initialize any function pointers that were not able to be
111 * set during init_shared_code because the PHY/SFP type was
112 * not known. Perform the SFP init if necessary.
115 s32 ixgbe_init_phy_ops_82599(struct ixgbe_hw *hw)
117 struct ixgbe_mac_info *mac = &hw->mac;
118 struct ixgbe_phy_info *phy = &hw->phy;
119 s32 ret_val = IXGBE_SUCCESS;
122 DEBUGFUNC("ixgbe_init_phy_ops_82599");
124 if (hw->device_id == IXGBE_DEV_ID_82599_QSFP_SF_QP) {
125 /* Store flag indicating I2C bus access control unit. */
126 hw->phy.qsfp_shared_i2c_bus = TRUE;
128 /* Initialize access to QSFP+ I2C bus */
129 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
130 esdp |= IXGBE_ESDP_SDP0_DIR;
131 esdp &= ~IXGBE_ESDP_SDP1_DIR;
132 esdp &= ~IXGBE_ESDP_SDP0;
133 esdp &= ~IXGBE_ESDP_SDP0_NATIVE;
134 esdp &= ~IXGBE_ESDP_SDP1_NATIVE;
135 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
136 IXGBE_WRITE_FLUSH(hw);
138 phy->ops.read_i2c_byte = ixgbe_read_i2c_byte_82599;
139 phy->ops.write_i2c_byte = ixgbe_write_i2c_byte_82599;
141 /* Identify the PHY or SFP module */
142 ret_val = phy->ops.identify(hw);
143 if (ret_val == IXGBE_ERR_SFP_NOT_SUPPORTED)
144 goto init_phy_ops_out;
146 /* Setup function pointers based on detected SFP module and speeds */
147 ixgbe_init_mac_link_ops_82599(hw);
148 if (hw->phy.sfp_type != ixgbe_sfp_type_unknown)
149 hw->phy.ops.reset = NULL;
151 /* If copper media, overwrite with copper function pointers */
152 if (mac->ops.get_media_type(hw) == ixgbe_media_type_copper) {
153 mac->ops.setup_link = ixgbe_setup_copper_link_82599;
154 mac->ops.get_link_capabilities =
155 ixgbe_get_copper_link_capabilities_generic;
158 /* Set necessary function pointers based on PHY type */
159 switch (hw->phy.type) {
161 phy->ops.setup_link = ixgbe_setup_phy_link_tnx;
162 phy->ops.check_link = ixgbe_check_phy_link_tnx;
163 phy->ops.get_firmware_version =
164 ixgbe_get_phy_firmware_version_tnx;
173 s32 ixgbe_setup_sfp_modules_82599(struct ixgbe_hw *hw)
175 s32 ret_val = IXGBE_SUCCESS;
176 u16 list_offset, data_offset, data_value;
178 DEBUGFUNC("ixgbe_setup_sfp_modules_82599");
180 if (hw->phy.sfp_type != ixgbe_sfp_type_unknown) {
181 ixgbe_init_mac_link_ops_82599(hw);
183 hw->phy.ops.reset = NULL;
185 ret_val = ixgbe_get_sfp_init_sequence_offsets(hw, &list_offset,
187 if (ret_val != IXGBE_SUCCESS)
190 /* PHY config will finish before releasing the semaphore */
191 ret_val = hw->mac.ops.acquire_swfw_sync(hw,
192 IXGBE_GSSR_MAC_CSR_SM);
193 if (ret_val != IXGBE_SUCCESS) {
194 ret_val = IXGBE_ERR_SWFW_SYNC;
198 if (hw->eeprom.ops.read(hw, ++data_offset, &data_value))
200 while (data_value != 0xffff) {
201 IXGBE_WRITE_REG(hw, IXGBE_CORECTL, data_value);
202 IXGBE_WRITE_FLUSH(hw);
203 if (hw->eeprom.ops.read(hw, ++data_offset, &data_value))
207 /* Release the semaphore */
208 hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
209 /* Delay obtaining semaphore again to allow FW access
210 * prot_autoc_write uses the semaphore too.
212 msec_delay(hw->eeprom.semaphore_delay);
214 /* Restart DSP and set SFI mode */
215 ret_val = hw->mac.ops.prot_autoc_write(hw,
216 hw->mac.orig_autoc | IXGBE_AUTOC_LMS_10G_SERIAL,
220 DEBUGOUT("sfp module setup not complete\n");
221 ret_val = IXGBE_ERR_SFP_SETUP_NOT_COMPLETE;
231 /* Release the semaphore */
232 hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
233 /* Delay obtaining semaphore again to allow FW access */
234 msec_delay(hw->eeprom.semaphore_delay);
235 ERROR_REPORT2(IXGBE_ERROR_INVALID_STATE,
236 "eeprom read at offset %d failed", data_offset);
237 return IXGBE_ERR_PHY;
241 * prot_autoc_read_82599 - Hides MAC differences needed for AUTOC read
242 * @hw: pointer to hardware structure
243 * @locked: Return the if we locked for this read.
244 * @reg_val: Value we read from AUTOC
246 * For this part (82599) we need to wrap read-modify-writes with a possible
247 * FW/SW lock. It is assumed this lock will be freed with the next
248 * prot_autoc_write_82599().
250 s32 prot_autoc_read_82599(struct ixgbe_hw *hw, bool *locked, u32 *reg_val)
255 /* If LESM is on then we need to hold the SW/FW semaphore. */
256 if (ixgbe_verify_lesm_fw_enabled_82599(hw)) {
257 ret_val = hw->mac.ops.acquire_swfw_sync(hw,
258 IXGBE_GSSR_MAC_CSR_SM);
259 if (ret_val != IXGBE_SUCCESS)
260 return IXGBE_ERR_SWFW_SYNC;
265 *reg_val = IXGBE_READ_REG(hw, IXGBE_AUTOC);
266 return IXGBE_SUCCESS;
270 * prot_autoc_write_82599 - Hides MAC differences needed for AUTOC write
271 * @hw: pointer to hardware structure
272 * @reg_val: value to write to AUTOC
273 * @locked: bool to indicate whether the SW/FW lock was already taken by
274 * previous proc_autoc_read_82599.
276 * This part (82599) may need to hold the SW/FW lock around all writes to
277 * AUTOC. Likewise after a write we need to do a pipeline reset.
279 s32 prot_autoc_write_82599(struct ixgbe_hw *hw, u32 autoc, bool locked)
281 s32 ret_val = IXGBE_SUCCESS;
283 /* Blocked by MNG FW so bail */
284 if (ixgbe_check_reset_blocked(hw))
287 /* We only need to get the lock if:
288 * - We didn't do it already (in the read part of a read-modify-write)
291 if (!locked && ixgbe_verify_lesm_fw_enabled_82599(hw)) {
292 ret_val = hw->mac.ops.acquire_swfw_sync(hw,
293 IXGBE_GSSR_MAC_CSR_SM);
294 if (ret_val != IXGBE_SUCCESS)
295 return IXGBE_ERR_SWFW_SYNC;
300 IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc);
301 ret_val = ixgbe_reset_pipeline_82599(hw);
304 /* Free the SW/FW semaphore as we either grabbed it here or
305 * already had it when this function was called.
308 hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
314 * ixgbe_init_ops_82599 - Inits func ptrs and MAC type
315 * @hw: pointer to hardware structure
317 * Initialize the function pointers and assign the MAC type for 82599.
318 * Does not touch the hardware.
321 s32 ixgbe_init_ops_82599(struct ixgbe_hw *hw)
323 struct ixgbe_mac_info *mac = &hw->mac;
324 struct ixgbe_phy_info *phy = &hw->phy;
325 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
328 DEBUGFUNC("ixgbe_init_ops_82599");
330 ixgbe_init_phy_ops_generic(hw);
331 ret_val = ixgbe_init_ops_generic(hw);
334 phy->ops.identify = ixgbe_identify_phy_82599;
335 phy->ops.init = ixgbe_init_phy_ops_82599;
338 mac->ops.reset_hw = ixgbe_reset_hw_82599;
339 mac->ops.enable_relaxed_ordering = ixgbe_enable_relaxed_ordering_gen2;
340 mac->ops.get_media_type = ixgbe_get_media_type_82599;
341 mac->ops.get_supported_physical_layer =
342 ixgbe_get_supported_physical_layer_82599;
343 mac->ops.disable_sec_rx_path = ixgbe_disable_sec_rx_path_generic;
344 mac->ops.enable_sec_rx_path = ixgbe_enable_sec_rx_path_generic;
345 mac->ops.enable_rx_dma = ixgbe_enable_rx_dma_82599;
346 mac->ops.read_analog_reg8 = ixgbe_read_analog_reg8_82599;
347 mac->ops.write_analog_reg8 = ixgbe_write_analog_reg8_82599;
348 mac->ops.start_hw = ixgbe_start_hw_82599;
349 mac->ops.get_san_mac_addr = ixgbe_get_san_mac_addr_generic;
350 mac->ops.set_san_mac_addr = ixgbe_set_san_mac_addr_generic;
351 mac->ops.get_device_caps = ixgbe_get_device_caps_generic;
352 mac->ops.get_wwn_prefix = ixgbe_get_wwn_prefix_generic;
353 mac->ops.get_fcoe_boot_status = ixgbe_get_fcoe_boot_status_generic;
354 mac->ops.prot_autoc_read = prot_autoc_read_82599;
355 mac->ops.prot_autoc_write = prot_autoc_write_82599;
357 /* RAR, Multicast, VLAN */
358 mac->ops.set_vmdq = ixgbe_set_vmdq_generic;
359 mac->ops.set_vmdq_san_mac = ixgbe_set_vmdq_san_mac_generic;
360 mac->ops.clear_vmdq = ixgbe_clear_vmdq_generic;
361 mac->ops.insert_mac_addr = ixgbe_insert_mac_addr_generic;
362 mac->rar_highwater = 1;
363 mac->ops.set_vfta = ixgbe_set_vfta_generic;
364 mac->ops.set_vlvf = ixgbe_set_vlvf_generic;
365 mac->ops.clear_vfta = ixgbe_clear_vfta_generic;
366 mac->ops.init_uta_tables = ixgbe_init_uta_tables_generic;
367 mac->ops.setup_sfp = ixgbe_setup_sfp_modules_82599;
368 mac->ops.set_mac_anti_spoofing = ixgbe_set_mac_anti_spoofing;
369 mac->ops.set_vlan_anti_spoofing = ixgbe_set_vlan_anti_spoofing;
372 mac->ops.get_link_capabilities = ixgbe_get_link_capabilities_82599;
373 mac->ops.check_link = ixgbe_check_mac_link_generic;
374 mac->ops.setup_rxpba = ixgbe_set_rxpba_generic;
375 ixgbe_init_mac_link_ops_82599(hw);
377 mac->mcft_size = IXGBE_82599_MC_TBL_SIZE;
378 mac->vft_size = IXGBE_82599_VFT_TBL_SIZE;
379 mac->num_rar_entries = IXGBE_82599_RAR_ENTRIES;
380 mac->rx_pb_size = IXGBE_82599_RX_PB_SIZE;
381 mac->max_rx_queues = IXGBE_82599_MAX_RX_QUEUES;
382 mac->max_tx_queues = IXGBE_82599_MAX_TX_QUEUES;
383 mac->max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw);
385 mac->arc_subsystem_valid = !!(IXGBE_READ_REG(hw, IXGBE_FWSM_BY_MAC(hw))
386 & IXGBE_FWSM_MODE_MASK);
388 hw->mbx.ops.init_params = ixgbe_init_mbx_params_pf;
391 eeprom->ops.read = ixgbe_read_eeprom_82599;
392 eeprom->ops.read_buffer = ixgbe_read_eeprom_buffer_82599;
394 /* Manageability interface */
395 mac->ops.set_fw_drv_ver = ixgbe_set_fw_drv_ver_generic;
397 mac->ops.bypass_rw = ixgbe_bypass_rw_generic;
398 mac->ops.bypass_valid_rd = ixgbe_bypass_valid_rd_generic;
399 mac->ops.bypass_set = ixgbe_bypass_set_generic;
400 mac->ops.bypass_rd_eep = ixgbe_bypass_rd_eep_generic;
402 mac->ops.get_rtrup2tc = ixgbe_dcb_get_rtrup2tc_generic;
408 * ixgbe_get_link_capabilities_82599 - Determines link capabilities
409 * @hw: pointer to hardware structure
410 * @speed: pointer to link speed
411 * @autoneg: TRUE when autoneg or autotry is enabled
413 * Determines the link capabilities by reading the AUTOC register.
415 s32 ixgbe_get_link_capabilities_82599(struct ixgbe_hw *hw,
416 ixgbe_link_speed *speed,
419 s32 status = IXGBE_SUCCESS;
422 DEBUGFUNC("ixgbe_get_link_capabilities_82599");
425 /* Check if 1G SFP module. */
426 if (hw->phy.sfp_type == ixgbe_sfp_type_1g_cu_core0 ||
427 hw->phy.sfp_type == ixgbe_sfp_type_1g_cu_core1 ||
428 hw->phy.sfp_type == ixgbe_sfp_type_1g_lx_core0 ||
429 hw->phy.sfp_type == ixgbe_sfp_type_1g_lx_core1 ||
430 hw->phy.sfp_type == ixgbe_sfp_type_1g_sx_core0 ||
431 hw->phy.sfp_type == ixgbe_sfp_type_1g_sx_core1) {
432 *speed = IXGBE_LINK_SPEED_1GB_FULL;
438 * Determine link capabilities based on the stored value of AUTOC,
439 * which represents EEPROM defaults. If AUTOC value has not
440 * been stored, use the current register values.
442 if (hw->mac.orig_link_settings_stored)
443 autoc = hw->mac.orig_autoc;
445 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
447 switch (autoc & IXGBE_AUTOC_LMS_MASK) {
448 case IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
449 *speed = IXGBE_LINK_SPEED_1GB_FULL;
453 case IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
454 *speed = IXGBE_LINK_SPEED_10GB_FULL;
458 case IXGBE_AUTOC_LMS_1G_AN:
459 *speed = IXGBE_LINK_SPEED_1GB_FULL;
463 case IXGBE_AUTOC_LMS_10G_SERIAL:
464 *speed = IXGBE_LINK_SPEED_10GB_FULL;
468 case IXGBE_AUTOC_LMS_KX4_KX_KR:
469 case IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN:
470 *speed = IXGBE_LINK_SPEED_UNKNOWN;
471 if (autoc & IXGBE_AUTOC_KR_SUPP)
472 *speed |= IXGBE_LINK_SPEED_10GB_FULL;
473 if (autoc & IXGBE_AUTOC_KX4_SUPP)
474 *speed |= IXGBE_LINK_SPEED_10GB_FULL;
475 if (autoc & IXGBE_AUTOC_KX_SUPP)
476 *speed |= IXGBE_LINK_SPEED_1GB_FULL;
480 case IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII:
481 *speed = IXGBE_LINK_SPEED_100_FULL;
482 if (autoc & IXGBE_AUTOC_KR_SUPP)
483 *speed |= IXGBE_LINK_SPEED_10GB_FULL;
484 if (autoc & IXGBE_AUTOC_KX4_SUPP)
485 *speed |= IXGBE_LINK_SPEED_10GB_FULL;
486 if (autoc & IXGBE_AUTOC_KX_SUPP)
487 *speed |= IXGBE_LINK_SPEED_1GB_FULL;
491 case IXGBE_AUTOC_LMS_SGMII_1G_100M:
492 *speed = IXGBE_LINK_SPEED_1GB_FULL | IXGBE_LINK_SPEED_100_FULL;
497 status = IXGBE_ERR_LINK_SETUP;
502 if (hw->phy.multispeed_fiber) {
503 *speed |= IXGBE_LINK_SPEED_10GB_FULL |
504 IXGBE_LINK_SPEED_1GB_FULL;
506 /* QSFP must not enable full auto-negotiation
507 * Limited autoneg is enabled at 1G
509 if (hw->phy.media_type == ixgbe_media_type_fiber_qsfp)
520 * ixgbe_get_media_type_82599 - Get media type
521 * @hw: pointer to hardware structure
523 * Returns the media type (fiber, copper, backplane)
525 enum ixgbe_media_type ixgbe_get_media_type_82599(struct ixgbe_hw *hw)
527 enum ixgbe_media_type media_type;
529 DEBUGFUNC("ixgbe_get_media_type_82599");
531 /* Detect if there is a copper PHY attached. */
532 switch (hw->phy.type) {
533 case ixgbe_phy_cu_unknown:
535 media_type = ixgbe_media_type_copper;
541 switch (hw->device_id) {
542 case IXGBE_DEV_ID_82599_KX4:
543 case IXGBE_DEV_ID_82599_KX4_MEZZ:
544 case IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
545 case IXGBE_DEV_ID_82599_KR:
546 case IXGBE_DEV_ID_82599_BACKPLANE_FCOE:
547 case IXGBE_DEV_ID_82599_XAUI_LOM:
548 /* Default device ID is mezzanine card KX/KX4 */
549 media_type = ixgbe_media_type_backplane;
551 case IXGBE_DEV_ID_82599_SFP:
552 case IXGBE_DEV_ID_82599_SFP_FCOE:
553 case IXGBE_DEV_ID_82599_SFP_EM:
554 case IXGBE_DEV_ID_82599_SFP_SF2:
555 case IXGBE_DEV_ID_82599_SFP_SF_QP:
556 case IXGBE_DEV_ID_82599EN_SFP:
557 media_type = ixgbe_media_type_fiber;
559 case IXGBE_DEV_ID_82599_CX4:
560 media_type = ixgbe_media_type_cx4;
562 case IXGBE_DEV_ID_82599_T3_LOM:
563 media_type = ixgbe_media_type_copper;
565 case IXGBE_DEV_ID_82599_QSFP_SF_QP:
566 media_type = ixgbe_media_type_fiber_qsfp;
568 case IXGBE_DEV_ID_82599_BYPASS:
569 media_type = ixgbe_media_type_fiber_fixed;
570 hw->phy.multispeed_fiber = TRUE;
573 media_type = ixgbe_media_type_unknown;
581 * ixgbe_stop_mac_link_on_d3_82599 - Disables link on D3
582 * @hw: pointer to hardware structure
584 * Disables link during D3 power down sequence.
587 void ixgbe_stop_mac_link_on_d3_82599(struct ixgbe_hw *hw)
592 DEBUGFUNC("ixgbe_stop_mac_link_on_d3_82599");
593 ixgbe_read_eeprom(hw, IXGBE_EEPROM_CTRL_2, &ee_ctrl_2);
595 if (!ixgbe_mng_present(hw) && !hw->wol_enabled &&
596 ee_ctrl_2 & IXGBE_EEPROM_CCD_BIT) {
597 autoc2_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
598 autoc2_reg |= IXGBE_AUTOC2_LINK_DISABLE_ON_D3_MASK;
599 IXGBE_WRITE_REG(hw, IXGBE_AUTOC2, autoc2_reg);
604 * ixgbe_start_mac_link_82599 - Setup MAC link settings
605 * @hw: pointer to hardware structure
606 * @autoneg_wait_to_complete: TRUE when waiting for completion is needed
608 * Configures link settings based on values in the ixgbe_hw struct.
609 * Restarts the link. Performs autonegotiation if needed.
611 s32 ixgbe_start_mac_link_82599(struct ixgbe_hw *hw,
612 bool autoneg_wait_to_complete)
617 s32 status = IXGBE_SUCCESS;
618 bool got_lock = FALSE;
620 DEBUGFUNC("ixgbe_start_mac_link_82599");
623 /* reset_pipeline requires us to hold this lock as it writes to
626 if (ixgbe_verify_lesm_fw_enabled_82599(hw)) {
627 status = hw->mac.ops.acquire_swfw_sync(hw,
628 IXGBE_GSSR_MAC_CSR_SM);
629 if (status != IXGBE_SUCCESS)
636 ixgbe_reset_pipeline_82599(hw);
639 hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
641 /* Only poll for autoneg to complete if specified to do so */
642 if (autoneg_wait_to_complete) {
643 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
644 if ((autoc_reg & IXGBE_AUTOC_LMS_MASK) ==
645 IXGBE_AUTOC_LMS_KX4_KX_KR ||
646 (autoc_reg & IXGBE_AUTOC_LMS_MASK) ==
647 IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
648 (autoc_reg & IXGBE_AUTOC_LMS_MASK) ==
649 IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
650 links_reg = 0; /* Just in case Autoneg time = 0 */
651 for (i = 0; i < IXGBE_AUTO_NEG_TIME; i++) {
652 links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
653 if (links_reg & IXGBE_LINKS_KX_AN_COMP)
657 if (!(links_reg & IXGBE_LINKS_KX_AN_COMP)) {
658 status = IXGBE_ERR_AUTONEG_NOT_COMPLETE;
659 DEBUGOUT("Autoneg did not complete.\n");
664 /* Add delay to filter out noises during initial link setup */
672 * ixgbe_disable_tx_laser_multispeed_fiber - Disable Tx laser
673 * @hw: pointer to hardware structure
675 * The base drivers may require better control over SFP+ module
676 * PHY states. This includes selectively shutting down the Tx
677 * laser on the PHY, effectively halting physical link.
679 void ixgbe_disable_tx_laser_multispeed_fiber(struct ixgbe_hw *hw)
681 u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
683 /* Blocked by MNG FW so bail */
684 if (ixgbe_check_reset_blocked(hw))
687 /* Disable Tx laser; allow 100us to go dark per spec */
688 esdp_reg |= IXGBE_ESDP_SDP3;
689 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
690 IXGBE_WRITE_FLUSH(hw);
695 * ixgbe_enable_tx_laser_multispeed_fiber - Enable Tx laser
696 * @hw: pointer to hardware structure
698 * The base drivers may require better control over SFP+ module
699 * PHY states. This includes selectively turning on the Tx
700 * laser on the PHY, effectively starting physical link.
702 void ixgbe_enable_tx_laser_multispeed_fiber(struct ixgbe_hw *hw)
704 u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
706 /* Enable Tx laser; allow 100ms to light up */
707 esdp_reg &= ~IXGBE_ESDP_SDP3;
708 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
709 IXGBE_WRITE_FLUSH(hw);
714 * ixgbe_flap_tx_laser_multispeed_fiber - Flap Tx laser
715 * @hw: pointer to hardware structure
717 * When the driver changes the link speeds that it can support,
718 * it sets autotry_restart to TRUE to indicate that we need to
719 * initiate a new autotry session with the link partner. To do
720 * so, we set the speed then disable and re-enable the Tx laser, to
721 * alert the link partner that it also needs to restart autotry on its
722 * end. This is consistent with TRUE clause 37 autoneg, which also
723 * involves a loss of signal.
725 void ixgbe_flap_tx_laser_multispeed_fiber(struct ixgbe_hw *hw)
727 DEBUGFUNC("ixgbe_flap_tx_laser_multispeed_fiber");
729 /* Blocked by MNG FW so bail */
730 if (ixgbe_check_reset_blocked(hw))
733 if (hw->mac.autotry_restart) {
734 ixgbe_disable_tx_laser_multispeed_fiber(hw);
735 ixgbe_enable_tx_laser_multispeed_fiber(hw);
736 hw->mac.autotry_restart = FALSE;
741 * ixgbe_set_hard_rate_select_speed - Set module link speed
742 * @hw: pointer to hardware structure
743 * @speed: link speed to set
745 * Set module link speed via RS0/RS1 rate select pins.
747 void ixgbe_set_hard_rate_select_speed(struct ixgbe_hw *hw,
748 ixgbe_link_speed speed)
750 u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
753 case IXGBE_LINK_SPEED_10GB_FULL:
754 esdp_reg |= (IXGBE_ESDP_SDP5_DIR | IXGBE_ESDP_SDP5);
756 case IXGBE_LINK_SPEED_1GB_FULL:
757 esdp_reg &= ~IXGBE_ESDP_SDP5;
758 esdp_reg |= IXGBE_ESDP_SDP5_DIR;
761 DEBUGOUT("Invalid fixed module speed\n");
765 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
766 IXGBE_WRITE_FLUSH(hw);
770 * ixgbe_setup_mac_link_smartspeed - Set MAC link speed using SmartSpeed
771 * @hw: pointer to hardware structure
772 * @speed: new link speed
773 * @autoneg_wait_to_complete: TRUE when waiting for completion is needed
775 * Implements the Intel SmartSpeed algorithm.
777 s32 ixgbe_setup_mac_link_smartspeed(struct ixgbe_hw *hw,
778 ixgbe_link_speed speed,
779 bool autoneg_wait_to_complete)
781 s32 status = IXGBE_SUCCESS;
782 ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
784 bool link_up = FALSE;
785 u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
787 DEBUGFUNC("ixgbe_setup_mac_link_smartspeed");
789 /* Set autoneg_advertised value based on input link speed */
790 hw->phy.autoneg_advertised = 0;
792 if (speed & IXGBE_LINK_SPEED_10GB_FULL)
793 hw->phy.autoneg_advertised |= IXGBE_LINK_SPEED_10GB_FULL;
795 if (speed & IXGBE_LINK_SPEED_1GB_FULL)
796 hw->phy.autoneg_advertised |= IXGBE_LINK_SPEED_1GB_FULL;
798 if (speed & IXGBE_LINK_SPEED_100_FULL)
799 hw->phy.autoneg_advertised |= IXGBE_LINK_SPEED_100_FULL;
802 * Implement Intel SmartSpeed algorithm. SmartSpeed will reduce the
803 * autoneg advertisement if link is unable to be established at the
804 * highest negotiated rate. This can sometimes happen due to integrity
805 * issues with the physical media connection.
808 /* First, try to get link with full advertisement */
809 hw->phy.smart_speed_active = FALSE;
810 for (j = 0; j < IXGBE_SMARTSPEED_MAX_RETRIES; j++) {
811 status = ixgbe_setup_mac_link_82599(hw, speed,
812 autoneg_wait_to_complete);
813 if (status != IXGBE_SUCCESS)
817 * Wait for the controller to acquire link. Per IEEE 802.3ap,
818 * Section 73.10.2, we may have to wait up to 500ms if KR is
819 * attempted, or 200ms if KX/KX4/BX/BX4 is attempted, per
820 * Table 9 in the AN MAS.
822 for (i = 0; i < 5; i++) {
825 /* If we have link, just jump out */
826 status = ixgbe_check_link(hw, &link_speed, &link_up,
828 if (status != IXGBE_SUCCESS)
837 * We didn't get link. If we advertised KR plus one of KX4/KX
838 * (or BX4/BX), then disable KR and try again.
840 if (((autoc_reg & IXGBE_AUTOC_KR_SUPP) == 0) ||
841 ((autoc_reg & IXGBE_AUTOC_KX4_KX_SUPP_MASK) == 0))
844 /* Turn SmartSpeed on to disable KR support */
845 hw->phy.smart_speed_active = TRUE;
846 status = ixgbe_setup_mac_link_82599(hw, speed,
847 autoneg_wait_to_complete);
848 if (status != IXGBE_SUCCESS)
852 * Wait for the controller to acquire link. 600ms will allow for
853 * the AN link_fail_inhibit_timer as well for multiple cycles of
854 * parallel detect, both 10g and 1g. This allows for the maximum
855 * connect attempts as defined in the AN MAS table 73-7.
857 for (i = 0; i < 6; i++) {
860 /* If we have link, just jump out */
861 status = ixgbe_check_link(hw, &link_speed, &link_up, FALSE);
862 if (status != IXGBE_SUCCESS)
869 /* We didn't get link. Turn SmartSpeed back off. */
870 hw->phy.smart_speed_active = FALSE;
871 status = ixgbe_setup_mac_link_82599(hw, speed,
872 autoneg_wait_to_complete);
875 if (link_up && (link_speed == IXGBE_LINK_SPEED_1GB_FULL))
876 DEBUGOUT("Smartspeed has downgraded the link speed "
877 "from the maximum advertised\n");
882 * ixgbe_setup_mac_link_82599 - Set MAC link speed
883 * @hw: pointer to hardware structure
884 * @speed: new link speed
885 * @autoneg_wait_to_complete: TRUE when waiting for completion is needed
887 * Set the link speed in the AUTOC register and restarts link.
889 s32 ixgbe_setup_mac_link_82599(struct ixgbe_hw *hw,
890 ixgbe_link_speed speed,
891 bool autoneg_wait_to_complete)
893 bool autoneg = FALSE;
894 s32 status = IXGBE_SUCCESS;
895 u32 pma_pmd_1g, link_mode;
896 u32 current_autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); /* holds the value of AUTOC register at this current point in time */
897 u32 orig_autoc = 0; /* holds the cached value of AUTOC register */
898 u32 autoc = current_autoc; /* Temporary variable used for comparison purposes */
899 u32 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
900 u32 pma_pmd_10g_serial = autoc2 & IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK;
903 ixgbe_link_speed link_capabilities = IXGBE_LINK_SPEED_UNKNOWN;
905 DEBUGFUNC("ixgbe_setup_mac_link_82599");
907 /* Check to see if speed passed in is supported. */
908 status = ixgbe_get_link_capabilities(hw, &link_capabilities, &autoneg);
912 speed &= link_capabilities;
914 if (speed == IXGBE_LINK_SPEED_UNKNOWN) {
915 status = IXGBE_ERR_LINK_SETUP;
919 /* Use stored value (EEPROM defaults) of AUTOC to find KR/KX4 support*/
920 if (hw->mac.orig_link_settings_stored)
921 orig_autoc = hw->mac.orig_autoc;
925 link_mode = autoc & IXGBE_AUTOC_LMS_MASK;
926 pma_pmd_1g = autoc & IXGBE_AUTOC_1G_PMA_PMD_MASK;
928 if (link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR ||
929 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
930 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
931 /* Set KX4/KX/KR support according to speed requested */
932 autoc &= ~(IXGBE_AUTOC_KX4_KX_SUPP_MASK | IXGBE_AUTOC_KR_SUPP);
933 if (speed & IXGBE_LINK_SPEED_10GB_FULL) {
934 if (orig_autoc & IXGBE_AUTOC_KX4_SUPP)
935 autoc |= IXGBE_AUTOC_KX4_SUPP;
936 if ((orig_autoc & IXGBE_AUTOC_KR_SUPP) &&
937 (hw->phy.smart_speed_active == FALSE))
938 autoc |= IXGBE_AUTOC_KR_SUPP;
940 if (speed & IXGBE_LINK_SPEED_1GB_FULL)
941 autoc |= IXGBE_AUTOC_KX_SUPP;
942 } else if ((pma_pmd_1g == IXGBE_AUTOC_1G_SFI) &&
943 (link_mode == IXGBE_AUTOC_LMS_1G_LINK_NO_AN ||
944 link_mode == IXGBE_AUTOC_LMS_1G_AN)) {
945 /* Switch from 1G SFI to 10G SFI if requested */
946 if ((speed == IXGBE_LINK_SPEED_10GB_FULL) &&
947 (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI)) {
948 autoc &= ~IXGBE_AUTOC_LMS_MASK;
949 autoc |= IXGBE_AUTOC_LMS_10G_SERIAL;
951 } else if ((pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI) &&
952 (link_mode == IXGBE_AUTOC_LMS_10G_SERIAL)) {
953 /* Switch from 10G SFI to 1G SFI if requested */
954 if ((speed == IXGBE_LINK_SPEED_1GB_FULL) &&
955 (pma_pmd_1g == IXGBE_AUTOC_1G_SFI)) {
956 autoc &= ~IXGBE_AUTOC_LMS_MASK;
957 if (autoneg || hw->phy.type == ixgbe_phy_qsfp_intel)
958 autoc |= IXGBE_AUTOC_LMS_1G_AN;
960 autoc |= IXGBE_AUTOC_LMS_1G_LINK_NO_AN;
964 if (autoc != current_autoc) {
966 status = hw->mac.ops.prot_autoc_write(hw, autoc, FALSE);
967 if (status != IXGBE_SUCCESS)
970 /* Only poll for autoneg to complete if specified to do so */
971 if (autoneg_wait_to_complete) {
972 if (link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR ||
973 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
974 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
975 links_reg = 0; /*Just in case Autoneg time=0*/
976 for (i = 0; i < IXGBE_AUTO_NEG_TIME; i++) {
978 IXGBE_READ_REG(hw, IXGBE_LINKS);
979 if (links_reg & IXGBE_LINKS_KX_AN_COMP)
983 if (!(links_reg & IXGBE_LINKS_KX_AN_COMP)) {
985 IXGBE_ERR_AUTONEG_NOT_COMPLETE;
986 DEBUGOUT("Autoneg did not complete.\n");
991 /* Add delay to filter out noises during initial link setup */
1000 * ixgbe_setup_copper_link_82599 - Set the PHY autoneg advertised field
1001 * @hw: pointer to hardware structure
1002 * @speed: new link speed
1003 * @autoneg_wait_to_complete: TRUE if waiting is needed to complete
1005 * Restarts link on PHY and MAC based on settings passed in.
1007 static s32 ixgbe_setup_copper_link_82599(struct ixgbe_hw *hw,
1008 ixgbe_link_speed speed,
1009 bool autoneg_wait_to_complete)
1013 DEBUGFUNC("ixgbe_setup_copper_link_82599");
1015 /* Setup the PHY according to input speed */
1016 status = hw->phy.ops.setup_link_speed(hw, speed,
1017 autoneg_wait_to_complete);
1019 ixgbe_start_mac_link_82599(hw, autoneg_wait_to_complete);
1025 * ixgbe_reset_hw_82599 - Perform hardware reset
1026 * @hw: pointer to hardware structure
1028 * Resets the hardware by resetting the transmit and receive units, masks
1029 * and clears all interrupts, perform a PHY reset, and perform a link (MAC)
1032 s32 ixgbe_reset_hw_82599(struct ixgbe_hw *hw)
1034 ixgbe_link_speed link_speed;
1037 u32 i, autoc, autoc2;
1039 bool link_up = FALSE;
1041 DEBUGFUNC("ixgbe_reset_hw_82599");
1043 /* Call adapter stop to disable tx/rx and clear interrupts */
1044 status = hw->mac.ops.stop_adapter(hw);
1045 if (status != IXGBE_SUCCESS)
1048 /* flush pending Tx transactions */
1049 ixgbe_clear_tx_pending(hw);
1051 /* PHY ops must be identified and initialized prior to reset */
1053 /* Identify PHY and related function pointers */
1054 status = hw->phy.ops.init(hw);
1056 if (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
1059 /* Setup SFP module if there is one present. */
1060 if (hw->phy.sfp_setup_needed) {
1061 status = hw->mac.ops.setup_sfp(hw);
1062 hw->phy.sfp_setup_needed = FALSE;
1065 if (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
1069 if (hw->phy.reset_disable == FALSE && hw->phy.ops.reset != NULL)
1070 hw->phy.ops.reset(hw);
1072 /* remember AUTOC from before we reset */
1073 curr_lms = IXGBE_READ_REG(hw, IXGBE_AUTOC) & IXGBE_AUTOC_LMS_MASK;
1077 * Issue global reset to the MAC. Needs to be SW reset if link is up.
1078 * If link reset is used when link is up, it might reset the PHY when
1079 * mng is using it. If link is down or the flag to force full link
1080 * reset is set, then perform link reset.
1082 ctrl = IXGBE_CTRL_LNK_RST;
1083 if (!hw->force_full_reset) {
1084 hw->mac.ops.check_link(hw, &link_speed, &link_up, FALSE);
1086 ctrl = IXGBE_CTRL_RST;
1089 ctrl |= IXGBE_READ_REG(hw, IXGBE_CTRL);
1090 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
1091 IXGBE_WRITE_FLUSH(hw);
1093 /* Poll for reset bit to self-clear meaning reset is complete */
1094 for (i = 0; i < 10; i++) {
1096 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
1097 if (!(ctrl & IXGBE_CTRL_RST_MASK))
1101 if (ctrl & IXGBE_CTRL_RST_MASK) {
1102 status = IXGBE_ERR_RESET_FAILED;
1103 DEBUGOUT("Reset polling failed to complete.\n");
1109 * Double resets are required for recovery from certain error
1110 * conditions. Between resets, it is necessary to stall to
1111 * allow time for any pending HW events to complete.
1113 if (hw->mac.flags & IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
1114 hw->mac.flags &= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
1119 * Store the original AUTOC/AUTOC2 values if they have not been
1120 * stored off yet. Otherwise restore the stored original
1121 * values since the reset operation sets back to defaults.
1123 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
1124 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
1126 /* Enable link if disabled in NVM */
1127 if (autoc2 & IXGBE_AUTOC2_LINK_DISABLE_MASK) {
1128 autoc2 &= ~IXGBE_AUTOC2_LINK_DISABLE_MASK;
1129 IXGBE_WRITE_REG(hw, IXGBE_AUTOC2, autoc2);
1130 IXGBE_WRITE_FLUSH(hw);
1133 if (hw->mac.orig_link_settings_stored == FALSE) {
1134 hw->mac.orig_autoc = autoc;
1135 hw->mac.orig_autoc2 = autoc2;
1136 hw->mac.orig_link_settings_stored = TRUE;
1139 /* If MNG FW is running on a multi-speed device that
1140 * doesn't autoneg with out driver support we need to
1141 * leave LMS in the state it was before we MAC reset.
1142 * Likewise if we support WoL we don't want change the
1145 if ((hw->phy.multispeed_fiber && ixgbe_mng_enabled(hw)) ||
1147 hw->mac.orig_autoc =
1148 (hw->mac.orig_autoc & ~IXGBE_AUTOC_LMS_MASK) |
1151 if (autoc != hw->mac.orig_autoc) {
1152 status = hw->mac.ops.prot_autoc_write(hw,
1155 if (status != IXGBE_SUCCESS)
1159 if ((autoc2 & IXGBE_AUTOC2_UPPER_MASK) !=
1160 (hw->mac.orig_autoc2 & IXGBE_AUTOC2_UPPER_MASK)) {
1161 autoc2 &= ~IXGBE_AUTOC2_UPPER_MASK;
1162 autoc2 |= (hw->mac.orig_autoc2 &
1163 IXGBE_AUTOC2_UPPER_MASK);
1164 IXGBE_WRITE_REG(hw, IXGBE_AUTOC2, autoc2);
1168 /* Store the permanent mac address */
1169 hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr);
1172 * Store MAC address from RAR0, clear receive address registers, and
1173 * clear the multicast table. Also reset num_rar_entries to 128,
1174 * since we modify this value when programming the SAN MAC address.
1176 hw->mac.num_rar_entries = 128;
1177 hw->mac.ops.init_rx_addrs(hw);
1179 /* Store the permanent SAN mac address */
1180 hw->mac.ops.get_san_mac_addr(hw, hw->mac.san_addr);
1182 /* Add the SAN MAC address to the RAR only if it's a valid address */
1183 if (ixgbe_validate_mac_addr(hw->mac.san_addr) == 0) {
1184 /* Save the SAN MAC RAR index */
1185 hw->mac.san_mac_rar_index = hw->mac.num_rar_entries - 1;
1187 hw->mac.ops.set_rar(hw, hw->mac.san_mac_rar_index,
1188 hw->mac.san_addr, 0, IXGBE_RAH_AV);
1190 /* clear VMDq pool/queue selection for this RAR */
1191 hw->mac.ops.clear_vmdq(hw, hw->mac.san_mac_rar_index,
1192 IXGBE_CLEAR_VMDQ_ALL);
1194 /* Reserve the last RAR for the SAN MAC address */
1195 hw->mac.num_rar_entries--;
1198 /* Store the alternative WWNN/WWPN prefix */
1199 hw->mac.ops.get_wwn_prefix(hw, &hw->mac.wwnn_prefix,
1200 &hw->mac.wwpn_prefix);
1207 * ixgbe_fdir_check_cmd_complete - poll to check whether FDIRCMD is complete
1208 * @hw: pointer to hardware structure
1209 * @fdircmd: current value of FDIRCMD register
1211 static s32 ixgbe_fdir_check_cmd_complete(struct ixgbe_hw *hw, u32 *fdircmd)
1215 for (i = 0; i < IXGBE_FDIRCMD_CMD_POLL; i++) {
1216 *fdircmd = IXGBE_READ_REG(hw, IXGBE_FDIRCMD);
1217 if (!(*fdircmd & IXGBE_FDIRCMD_CMD_MASK))
1218 return IXGBE_SUCCESS;
1222 return IXGBE_ERR_FDIR_CMD_INCOMPLETE;
1226 * ixgbe_reinit_fdir_tables_82599 - Reinitialize Flow Director tables.
1227 * @hw: pointer to hardware structure
1229 s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw)
1233 u32 fdirctrl = IXGBE_READ_REG(hw, IXGBE_FDIRCTRL);
1235 fdirctrl &= ~IXGBE_FDIRCTRL_INIT_DONE;
1237 DEBUGFUNC("ixgbe_reinit_fdir_tables_82599");
1240 * Before starting reinitialization process,
1241 * FDIRCMD.CMD must be zero.
1243 err = ixgbe_fdir_check_cmd_complete(hw, &fdircmd);
1245 DEBUGOUT("Flow Director previous command did not complete, aborting table re-initialization.\n");
1249 IXGBE_WRITE_REG(hw, IXGBE_FDIRFREE, 0);
1250 IXGBE_WRITE_FLUSH(hw);
1252 * 82599 adapters flow director init flow cannot be restarted,
1253 * Workaround 82599 silicon errata by performing the following steps
1254 * before re-writing the FDIRCTRL control register with the same value.
1255 * - write 1 to bit 8 of FDIRCMD register &
1256 * - write 0 to bit 8 of FDIRCMD register
1258 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
1259 (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) |
1260 IXGBE_FDIRCMD_CLEARHT));
1261 IXGBE_WRITE_FLUSH(hw);
1262 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
1263 (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) &
1264 ~IXGBE_FDIRCMD_CLEARHT));
1265 IXGBE_WRITE_FLUSH(hw);
1267 * Clear FDIR Hash register to clear any leftover hashes
1268 * waiting to be programmed.
1270 IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, 0x00);
1271 IXGBE_WRITE_FLUSH(hw);
1273 IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
1274 IXGBE_WRITE_FLUSH(hw);
1276 /* Poll init-done after we write FDIRCTRL register */
1277 for (i = 0; i < IXGBE_FDIR_INIT_DONE_POLL; i++) {
1278 if (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &
1279 IXGBE_FDIRCTRL_INIT_DONE)
1283 if (i >= IXGBE_FDIR_INIT_DONE_POLL) {
1284 DEBUGOUT("Flow Director Signature poll time exceeded!\n");
1285 return IXGBE_ERR_FDIR_REINIT_FAILED;
1288 /* Clear FDIR statistics registers (read to clear) */
1289 IXGBE_READ_REG(hw, IXGBE_FDIRUSTAT);
1290 IXGBE_READ_REG(hw, IXGBE_FDIRFSTAT);
1291 IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
1292 IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
1293 IXGBE_READ_REG(hw, IXGBE_FDIRLEN);
1295 return IXGBE_SUCCESS;
1299 * ixgbe_fdir_enable_82599 - Initialize Flow Director control registers
1300 * @hw: pointer to hardware structure
1301 * @fdirctrl: value to write to flow director control register
1303 static void ixgbe_fdir_enable_82599(struct ixgbe_hw *hw, u32 fdirctrl)
1307 DEBUGFUNC("ixgbe_fdir_enable_82599");
1309 /* Prime the keys for hashing */
1310 IXGBE_WRITE_REG(hw, IXGBE_FDIRHKEY, IXGBE_ATR_BUCKET_HASH_KEY);
1311 IXGBE_WRITE_REG(hw, IXGBE_FDIRSKEY, IXGBE_ATR_SIGNATURE_HASH_KEY);
1314 * Poll init-done after we write the register. Estimated times:
1315 * 10G: PBALLOC = 11b, timing is 60us
1316 * 1G: PBALLOC = 11b, timing is 600us
1317 * 100M: PBALLOC = 11b, timing is 6ms
1319 * Multiple these timings by 4 if under full Rx load
1321 * So we'll poll for IXGBE_FDIR_INIT_DONE_POLL times, sleeping for
1322 * 1 msec per poll time. If we're at line rate and drop to 100M, then
1323 * this might not finish in our poll time, but we can live with that
1326 IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
1327 IXGBE_WRITE_FLUSH(hw);
1328 for (i = 0; i < IXGBE_FDIR_INIT_DONE_POLL; i++) {
1329 if (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &
1330 IXGBE_FDIRCTRL_INIT_DONE)
1335 if (i >= IXGBE_FDIR_INIT_DONE_POLL)
1336 DEBUGOUT("Flow Director poll time exceeded!\n");
1340 * ixgbe_init_fdir_signature_82599 - Initialize Flow Director signature filters
1341 * @hw: pointer to hardware structure
1342 * @fdirctrl: value to write to flow director control register, initially
1343 * contains just the value of the Rx packet buffer allocation
1345 s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 fdirctrl)
1347 DEBUGFUNC("ixgbe_init_fdir_signature_82599");
1350 * Continue setup of fdirctrl register bits:
1351 * Move the flexible bytes to use the ethertype - shift 6 words
1352 * Set the maximum length per hash bucket to 0xA filters
1353 * Send interrupt when 64 filters are left
1355 fdirctrl |= (0x6 << IXGBE_FDIRCTRL_FLEX_SHIFT) |
1356 (0xA << IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT) |
1357 (4 << IXGBE_FDIRCTRL_FULL_THRESH_SHIFT);
1359 /* write hashes and fdirctrl register, poll for completion */
1360 ixgbe_fdir_enable_82599(hw, fdirctrl);
1362 return IXGBE_SUCCESS;
1366 * ixgbe_init_fdir_perfect_82599 - Initialize Flow Director perfect filters
1367 * @hw: pointer to hardware structure
1368 * @fdirctrl: value to write to flow director control register, initially
1369 * contains just the value of the Rx packet buffer allocation
1370 * @cloud_mode: TRUE - cloud mode, FALSE - other mode
1372 s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 fdirctrl,
1375 DEBUGFUNC("ixgbe_init_fdir_perfect_82599");
1378 * Continue setup of fdirctrl register bits:
1379 * Turn perfect match filtering on
1380 * Report hash in RSS field of Rx wb descriptor
1381 * Initialize the drop queue to queue 127
1382 * Move the flexible bytes to use the ethertype - shift 6 words
1383 * Set the maximum length per hash bucket to 0xA filters
1384 * Send interrupt when 64 (0x4 * 16) filters are left
1386 fdirctrl |= IXGBE_FDIRCTRL_PERFECT_MATCH |
1387 IXGBE_FDIRCTRL_REPORT_STATUS |
1388 (IXGBE_FDIR_DROP_QUEUE << IXGBE_FDIRCTRL_DROP_Q_SHIFT) |
1389 (0x6 << IXGBE_FDIRCTRL_FLEX_SHIFT) |
1390 (0xA << IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT) |
1391 (4 << IXGBE_FDIRCTRL_FULL_THRESH_SHIFT);
1394 fdirctrl |=(IXGBE_FDIRCTRL_FILTERMODE_CLOUD <<
1395 IXGBE_FDIRCTRL_FILTERMODE_SHIFT);
1397 /* write hashes and fdirctrl register, poll for completion */
1398 ixgbe_fdir_enable_82599(hw, fdirctrl);
1400 return IXGBE_SUCCESS;
1404 * ixgbe_set_fdir_drop_queue_82599 - Set Flow Director drop queue
1405 * @hw: pointer to hardware structure
1406 * @dropqueue: Rx queue index used for the dropped packets
1408 void ixgbe_set_fdir_drop_queue_82599(struct ixgbe_hw *hw, u8 dropqueue)
1412 DEBUGFUNC("ixgbe_set_fdir_drop_queue_82599");
1413 /* Clear init done bit and drop queue field */
1414 fdirctrl = IXGBE_READ_REG(hw, IXGBE_FDIRCTRL);
1415 fdirctrl &= ~(IXGBE_FDIRCTRL_DROP_Q_MASK | IXGBE_FDIRCTRL_INIT_DONE);
1417 /* Set drop queue */
1418 fdirctrl |= (dropqueue << IXGBE_FDIRCTRL_DROP_Q_SHIFT);
1419 if ((hw->mac.type == ixgbe_mac_X550) ||
1420 (hw->mac.type == ixgbe_mac_X550EM_x) ||
1421 (hw->mac.type == ixgbe_mac_X550EM_a))
1422 fdirctrl |= IXGBE_FDIRCTRL_DROP_NO_MATCH;
1424 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
1425 (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) |
1426 IXGBE_FDIRCMD_CLEARHT));
1427 IXGBE_WRITE_FLUSH(hw);
1428 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
1429 (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) &
1430 ~IXGBE_FDIRCMD_CLEARHT));
1431 IXGBE_WRITE_FLUSH(hw);
1433 /* write hashes and fdirctrl register, poll for completion */
1434 ixgbe_fdir_enable_82599(hw, fdirctrl);
1438 * These defines allow us to quickly generate all of the necessary instructions
1439 * in the function below by simply calling out IXGBE_COMPUTE_SIG_HASH_ITERATION
1440 * for values 0 through 15
1442 #define IXGBE_ATR_COMMON_HASH_KEY \
1443 (IXGBE_ATR_BUCKET_HASH_KEY & IXGBE_ATR_SIGNATURE_HASH_KEY)
1444 #define IXGBE_COMPUTE_SIG_HASH_ITERATION(_n) \
1447 if (IXGBE_ATR_COMMON_HASH_KEY & (0x01 << n)) \
1448 common_hash ^= lo_hash_dword >> n; \
1449 else if (IXGBE_ATR_BUCKET_HASH_KEY & (0x01 << n)) \
1450 bucket_hash ^= lo_hash_dword >> n; \
1451 else if (IXGBE_ATR_SIGNATURE_HASH_KEY & (0x01 << n)) \
1452 sig_hash ^= lo_hash_dword << (16 - n); \
1453 if (IXGBE_ATR_COMMON_HASH_KEY & (0x01 << (n + 16))) \
1454 common_hash ^= hi_hash_dword >> n; \
1455 else if (IXGBE_ATR_BUCKET_HASH_KEY & (0x01 << (n + 16))) \
1456 bucket_hash ^= hi_hash_dword >> n; \
1457 else if (IXGBE_ATR_SIGNATURE_HASH_KEY & (0x01 << (n + 16))) \
1458 sig_hash ^= hi_hash_dword << (16 - n); \
1462 * ixgbe_atr_compute_sig_hash_82599 - Compute the signature hash
1463 * @stream: input bitstream to compute the hash on
1465 * This function is almost identical to the function above but contains
1466 * several optimizations such as unwinding all of the loops, letting the
1467 * compiler work out all of the conditional ifs since the keys are static
1468 * defines, and computing two keys at once since the hashed dword stream
1469 * will be the same for both keys.
1471 u32 ixgbe_atr_compute_sig_hash_82599(union ixgbe_atr_hash_dword input,
1472 union ixgbe_atr_hash_dword common)
1474 u32 hi_hash_dword, lo_hash_dword, flow_vm_vlan;
1475 u32 sig_hash = 0, bucket_hash = 0, common_hash = 0;
1477 /* record the flow_vm_vlan bits as they are a key part to the hash */
1478 flow_vm_vlan = IXGBE_NTOHL(input.dword);
1480 /* generate common hash dword */
1481 hi_hash_dword = IXGBE_NTOHL(common.dword);
1483 /* low dword is word swapped version of common */
1484 lo_hash_dword = (hi_hash_dword >> 16) | (hi_hash_dword << 16);
1486 /* apply flow ID/VM pool/VLAN ID bits to hash words */
1487 hi_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan >> 16);
1489 /* Process bits 0 and 16 */
1490 IXGBE_COMPUTE_SIG_HASH_ITERATION(0);
1493 * apply flow ID/VM pool/VLAN ID bits to lo hash dword, we had to
1494 * delay this because bit 0 of the stream should not be processed
1495 * so we do not add the VLAN until after bit 0 was processed
1497 lo_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan << 16);
1499 /* Process remaining 30 bit of the key */
1500 IXGBE_COMPUTE_SIG_HASH_ITERATION(1);
1501 IXGBE_COMPUTE_SIG_HASH_ITERATION(2);
1502 IXGBE_COMPUTE_SIG_HASH_ITERATION(3);
1503 IXGBE_COMPUTE_SIG_HASH_ITERATION(4);
1504 IXGBE_COMPUTE_SIG_HASH_ITERATION(5);
1505 IXGBE_COMPUTE_SIG_HASH_ITERATION(6);
1506 IXGBE_COMPUTE_SIG_HASH_ITERATION(7);
1507 IXGBE_COMPUTE_SIG_HASH_ITERATION(8);
1508 IXGBE_COMPUTE_SIG_HASH_ITERATION(9);
1509 IXGBE_COMPUTE_SIG_HASH_ITERATION(10);
1510 IXGBE_COMPUTE_SIG_HASH_ITERATION(11);
1511 IXGBE_COMPUTE_SIG_HASH_ITERATION(12);
1512 IXGBE_COMPUTE_SIG_HASH_ITERATION(13);
1513 IXGBE_COMPUTE_SIG_HASH_ITERATION(14);
1514 IXGBE_COMPUTE_SIG_HASH_ITERATION(15);
1516 /* combine common_hash result with signature and bucket hashes */
1517 bucket_hash ^= common_hash;
1518 bucket_hash &= IXGBE_ATR_HASH_MASK;
1520 sig_hash ^= common_hash << 16;
1521 sig_hash &= IXGBE_ATR_HASH_MASK << 16;
1523 /* return completed signature hash */
1524 return sig_hash ^ bucket_hash;
1528 * ixgbe_atr_add_signature_filter_82599 - Adds a signature hash filter
1529 * @hw: pointer to hardware structure
1530 * @input: unique input dword
1531 * @common: compressed common input dword
1532 * @queue: queue index to direct traffic to
1534 * Note that the tunnel bit in input must not be set when the hardware
1535 * tunneling support does not exist.
1537 void ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw,
1538 union ixgbe_atr_hash_dword input,
1539 union ixgbe_atr_hash_dword common,
1547 DEBUGFUNC("ixgbe_fdir_add_signature_filter_82599");
1550 * Get the flow_type in order to program FDIRCMD properly
1551 * lowest 2 bits are FDIRCMD.L4TYPE, third lowest bit is FDIRCMD.IPV6
1552 * fifth is FDIRCMD.TUNNEL_FILTER
1554 tunnel = !!(input.formatted.flow_type & IXGBE_ATR_L4TYPE_TUNNEL_MASK);
1555 flow_type = input.formatted.flow_type &
1556 (IXGBE_ATR_L4TYPE_TUNNEL_MASK - 1);
1557 switch (flow_type) {
1558 case IXGBE_ATR_FLOW_TYPE_TCPV4:
1559 case IXGBE_ATR_FLOW_TYPE_UDPV4:
1560 case IXGBE_ATR_FLOW_TYPE_SCTPV4:
1561 case IXGBE_ATR_FLOW_TYPE_TCPV6:
1562 case IXGBE_ATR_FLOW_TYPE_UDPV6:
1563 case IXGBE_ATR_FLOW_TYPE_SCTPV6:
1566 DEBUGOUT(" Error on flow type input\n");
1570 /* configure FDIRCMD register */
1571 fdircmd = IXGBE_FDIRCMD_CMD_ADD_FLOW | IXGBE_FDIRCMD_FILTER_UPDATE |
1572 IXGBE_FDIRCMD_LAST | IXGBE_FDIRCMD_QUEUE_EN;
1573 fdircmd |= (u32)flow_type << IXGBE_FDIRCMD_FLOW_TYPE_SHIFT;
1574 fdircmd |= (u32)queue << IXGBE_FDIRCMD_RX_QUEUE_SHIFT;
1576 fdircmd |= IXGBE_FDIRCMD_TUNNEL_FILTER;
1579 * The lower 32-bits of fdirhashcmd is for FDIRHASH, the upper 32-bits
1580 * is for FDIRCMD. Then do a 64-bit register write from FDIRHASH.
1582 fdirhashcmd = (u64)fdircmd << 32;
1583 fdirhashcmd |= ixgbe_atr_compute_sig_hash_82599(input, common);
1584 IXGBE_WRITE_REG64(hw, IXGBE_FDIRHASH, fdirhashcmd);
1586 DEBUGOUT2("Tx Queue=%x hash=%x\n", queue, (u32)fdirhashcmd);
1591 #define IXGBE_COMPUTE_BKT_HASH_ITERATION(_n) \
1594 if (IXGBE_ATR_BUCKET_HASH_KEY & (0x01 << n)) \
1595 bucket_hash ^= lo_hash_dword >> n; \
1596 if (IXGBE_ATR_BUCKET_HASH_KEY & (0x01 << (n + 16))) \
1597 bucket_hash ^= hi_hash_dword >> n; \
1601 * ixgbe_atr_compute_perfect_hash_82599 - Compute the perfect filter hash
1602 * @atr_input: input bitstream to compute the hash on
1603 * @input_mask: mask for the input bitstream
1605 * This function serves two main purposes. First it applies the input_mask
1606 * to the atr_input resulting in a cleaned up atr_input data stream.
1607 * Secondly it computes the hash and stores it in the bkt_hash field at
1608 * the end of the input byte stream. This way it will be available for
1609 * future use without needing to recompute the hash.
1611 void ixgbe_atr_compute_perfect_hash_82599(union ixgbe_atr_input *input,
1612 union ixgbe_atr_input *input_mask)
1615 u32 hi_hash_dword, lo_hash_dword, flow_vm_vlan;
1616 u32 bucket_hash = 0;
1620 /* Apply masks to input data */
1621 for (i = 0; i < 14; i++)
1622 input->dword_stream[i] &= input_mask->dword_stream[i];
1624 /* record the flow_vm_vlan bits as they are a key part to the hash */
1625 flow_vm_vlan = IXGBE_NTOHL(input->dword_stream[0]);
1627 /* generate common hash dword */
1628 for (i = 1; i <= 13; i++)
1629 hi_dword ^= input->dword_stream[i];
1630 hi_hash_dword = IXGBE_NTOHL(hi_dword);
1632 /* low dword is word swapped version of common */
1633 lo_hash_dword = (hi_hash_dword >> 16) | (hi_hash_dword << 16);
1635 /* apply flow ID/VM pool/VLAN ID bits to hash words */
1636 hi_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan >> 16);
1638 /* Process bits 0 and 16 */
1639 IXGBE_COMPUTE_BKT_HASH_ITERATION(0);
1642 * apply flow ID/VM pool/VLAN ID bits to lo hash dword, we had to
1643 * delay this because bit 0 of the stream should not be processed
1644 * so we do not add the VLAN until after bit 0 was processed
1646 lo_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan << 16);
1648 /* Process remaining 30 bit of the key */
1649 for (i = 1; i <= 15; i++)
1650 IXGBE_COMPUTE_BKT_HASH_ITERATION(i);
1653 * Limit hash to 13 bits since max bucket count is 8K.
1654 * Store result at the end of the input stream.
1656 input->formatted.bkt_hash = bucket_hash & 0x1FFF;
1660 * ixgbe_get_fdirtcpm_82599 - generate a TCP port from atr_input_masks
1661 * @input_mask: mask to be bit swapped
1663 * The source and destination port masks for flow director are bit swapped
1664 * in that bit 15 effects bit 0, 14 effects 1, 13, 2 etc. In order to
1665 * generate a correctly swapped value we need to bit swap the mask and that
1666 * is what is accomplished by this function.
1668 static u32 ixgbe_get_fdirtcpm_82599(union ixgbe_atr_input *input_mask)
1670 u32 mask = IXGBE_NTOHS(input_mask->formatted.dst_port);
1671 mask <<= IXGBE_FDIRTCPM_DPORTM_SHIFT;
1672 mask |= IXGBE_NTOHS(input_mask->formatted.src_port);
1673 mask = ((mask & 0x55555555) << 1) | ((mask & 0xAAAAAAAA) >> 1);
1674 mask = ((mask & 0x33333333) << 2) | ((mask & 0xCCCCCCCC) >> 2);
1675 mask = ((mask & 0x0F0F0F0F) << 4) | ((mask & 0xF0F0F0F0) >> 4);
1676 return ((mask & 0x00FF00FF) << 8) | ((mask & 0xFF00FF00) >> 8);
1680 * These two macros are meant to address the fact that we have registers
1681 * that are either all or in part big-endian. As a result on big-endian
1682 * systems we will end up byte swapping the value to little-endian before
1683 * it is byte swapped again and written to the hardware in the original
1684 * big-endian format.
1686 #define IXGBE_STORE_AS_BE32(_value) \
1687 (((u32)(_value) >> 24) | (((u32)(_value) & 0x00FF0000) >> 8) | \
1688 (((u32)(_value) & 0x0000FF00) << 8) | ((u32)(_value) << 24))
1690 #define IXGBE_WRITE_REG_BE32(a, reg, value) \
1691 IXGBE_WRITE_REG((a), (reg), IXGBE_STORE_AS_BE32(IXGBE_NTOHL(value)))
1693 #define IXGBE_STORE_AS_BE16(_value) \
1694 IXGBE_NTOHS(((u16)(_value) >> 8) | ((u16)(_value) << 8))
1696 s32 ixgbe_fdir_set_input_mask_82599(struct ixgbe_hw *hw,
1697 union ixgbe_atr_input *input_mask, bool cloud_mode)
1699 /* mask IPv6 since it is currently not supported */
1700 u32 fdirm = IXGBE_FDIRM_DIPv6;
1703 DEBUGFUNC("ixgbe_fdir_set_atr_input_mask_82599");
1706 * Program the relevant mask registers. If src/dst_port or src/dst_addr
1707 * are zero, then assume a full mask for that field. Also assume that
1708 * a VLAN of 0 is unspecified, so mask that out as well. L4type
1709 * cannot be masked out in this implementation.
1711 * This also assumes IPv4 only. IPv6 masking isn't supported at this
1715 /* verify bucket hash is cleared on hash generation */
1716 if (input_mask->formatted.bkt_hash)
1717 DEBUGOUT(" bucket hash should always be 0 in mask\n");
1719 /* Program FDIRM and verify partial masks */
1720 switch (input_mask->formatted.vm_pool & 0x7F) {
1722 fdirm |= IXGBE_FDIRM_POOL;
1726 DEBUGOUT(" Error on vm pool mask\n");
1727 return IXGBE_ERR_CONFIG;
1730 switch (input_mask->formatted.flow_type & IXGBE_ATR_L4TYPE_MASK) {
1732 fdirm |= IXGBE_FDIRM_L4P;
1733 if (input_mask->formatted.dst_port ||
1734 input_mask->formatted.src_port) {
1735 DEBUGOUT(" Error on src/dst port mask\n");
1736 return IXGBE_ERR_CONFIG;
1738 case IXGBE_ATR_L4TYPE_MASK:
1741 DEBUGOUT(" Error on flow type mask\n");
1742 return IXGBE_ERR_CONFIG;
1745 switch (IXGBE_NTOHS(input_mask->formatted.vlan_id) & 0xEFFF) {
1748 fdirm |= IXGBE_FDIRM_VLANID;
1751 /* mask VLAN priority */
1752 fdirm |= IXGBE_FDIRM_VLANP;
1755 /* mask VLAN ID only */
1756 fdirm |= IXGBE_FDIRM_VLANID;
1759 /* no VLAN fields masked */
1762 DEBUGOUT(" Error on VLAN mask\n");
1763 return IXGBE_ERR_CONFIG;
1766 switch (input_mask->formatted.flex_bytes & 0xFFFF) {
1768 /* Mask Flex Bytes */
1769 fdirm |= IXGBE_FDIRM_FLEX;
1774 DEBUGOUT(" Error on flexible byte mask\n");
1775 return IXGBE_ERR_CONFIG;
1779 fdirm |= IXGBE_FDIRM_L3P;
1780 fdirip6m = ((u32) 0xFFFFU << IXGBE_FDIRIP6M_DIPM_SHIFT);
1781 fdirip6m |= IXGBE_FDIRIP6M_ALWAYS_MASK;
1783 switch (input_mask->formatted.inner_mac[0] & 0xFF) {
1785 /* Mask inner MAC, fall through */
1786 fdirip6m |= IXGBE_FDIRIP6M_INNER_MAC;
1790 DEBUGOUT(" Error on inner_mac byte mask\n");
1791 return IXGBE_ERR_CONFIG;
1794 switch (input_mask->formatted.tni_vni & 0xFFFFFFFF) {
1797 fdirip6m |= IXGBE_FDIRIP6M_TNI_VNI;
1800 fdirip6m |= IXGBE_FDIRIP6M_TNI_VNI_24;
1805 DEBUGOUT(" Error on TNI/VNI byte mask\n");
1806 return IXGBE_ERR_CONFIG;
1809 switch (input_mask->formatted.tunnel_type & 0xFFFF) {
1811 /* Mask turnnel type, fall through */
1812 fdirip6m |= IXGBE_FDIRIP6M_TUNNEL_TYPE;
1816 DEBUGOUT(" Error on tunnel type byte mask\n");
1817 return IXGBE_ERR_CONFIG;
1819 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIP6M, fdirip6m);
1821 /* Set all bits in FDIRTCPM, FDIRUDPM, FDIRSCTPM,
1822 * FDIRSIP4M and FDIRDIP4M in cloud mode to allow
1823 * L3/L3 packets to tunnel.
1825 IXGBE_WRITE_REG(hw, IXGBE_FDIRTCPM, 0xFFFFFFFF);
1826 IXGBE_WRITE_REG(hw, IXGBE_FDIRUDPM, 0xFFFFFFFF);
1827 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRDIP4M, 0xFFFFFFFF);
1828 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIP4M, 0xFFFFFFFF);
1829 switch (hw->mac.type) {
1830 case ixgbe_mac_X550:
1831 case ixgbe_mac_X550EM_x:
1832 case ixgbe_mac_X550EM_a:
1833 IXGBE_WRITE_REG(hw, IXGBE_FDIRSCTPM, 0xFFFFFFFF);
1840 /* Now mask VM pool and destination IPv6 - bits 5 and 2 */
1841 IXGBE_WRITE_REG(hw, IXGBE_FDIRM, fdirm);
1844 /* store the TCP/UDP port masks, bit reversed from port
1846 fdirtcpm = ixgbe_get_fdirtcpm_82599(input_mask);
1848 /* write both the same so that UDP and TCP use the same mask */
1849 IXGBE_WRITE_REG(hw, IXGBE_FDIRTCPM, ~fdirtcpm);
1850 IXGBE_WRITE_REG(hw, IXGBE_FDIRUDPM, ~fdirtcpm);
1851 /* also use it for SCTP */
1852 switch (hw->mac.type) {
1853 case ixgbe_mac_X550:
1854 case ixgbe_mac_X550EM_x:
1855 case ixgbe_mac_X550EM_a:
1856 IXGBE_WRITE_REG(hw, IXGBE_FDIRSCTPM, ~fdirtcpm);
1862 /* store source and destination IP masks (big-enian) */
1863 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIP4M,
1864 ~input_mask->formatted.src_ip[0]);
1865 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRDIP4M,
1866 ~input_mask->formatted.dst_ip[0]);
1868 return IXGBE_SUCCESS;
1871 s32 ixgbe_fdir_write_perfect_filter_82599(struct ixgbe_hw *hw,
1872 union ixgbe_atr_input *input,
1873 u16 soft_id, u8 queue, bool cloud_mode)
1875 u32 fdirport, fdirvlan, fdirhash, fdircmd;
1876 u32 addr_low, addr_high;
1880 DEBUGFUNC("ixgbe_fdir_write_perfect_filter_82599");
1882 /* currently IPv6 is not supported, must be programmed with 0 */
1883 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(0),
1884 input->formatted.src_ip[0]);
1885 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(1),
1886 input->formatted.src_ip[1]);
1887 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(2),
1888 input->formatted.src_ip[2]);
1890 /* record the source address (big-endian) */
1891 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIPSA,
1892 input->formatted.src_ip[0]);
1894 /* record the first 32 bits of the destination address
1896 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIPDA,
1897 input->formatted.dst_ip[0]);
1899 /* record source and destination port (little-endian)*/
1900 fdirport = IXGBE_NTOHS(input->formatted.dst_port);
1901 fdirport <<= IXGBE_FDIRPORT_DESTINATION_SHIFT;
1902 fdirport |= IXGBE_NTOHS(input->formatted.src_port);
1903 IXGBE_WRITE_REG(hw, IXGBE_FDIRPORT, fdirport);
1906 /* record VLAN (little-endian) and flex_bytes(big-endian) */
1907 fdirvlan = IXGBE_STORE_AS_BE16(input->formatted.flex_bytes);
1908 fdirvlan <<= IXGBE_FDIRVLAN_FLEX_SHIFT;
1909 fdirvlan |= IXGBE_NTOHS(input->formatted.vlan_id);
1910 IXGBE_WRITE_REG(hw, IXGBE_FDIRVLAN, fdirvlan);
1913 if (input->formatted.tunnel_type != 0)
1914 cloud_type = 0x80000000;
1916 addr_low = ((u32)input->formatted.inner_mac[0] |
1917 ((u32)input->formatted.inner_mac[1] << 8) |
1918 ((u32)input->formatted.inner_mac[2] << 16) |
1919 ((u32)input->formatted.inner_mac[3] << 24));
1920 addr_high = ((u32)input->formatted.inner_mac[4] |
1921 ((u32)input->formatted.inner_mac[5] << 8));
1922 cloud_type |= addr_high;
1923 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(0), addr_low);
1924 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(1), cloud_type);
1925 IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(2), input->formatted.tni_vni);
1928 /* configure FDIRHASH register */
1929 fdirhash = input->formatted.bkt_hash;
1930 fdirhash |= soft_id << IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT;
1931 IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
1934 * flush all previous writes to make certain registers are
1935 * programmed prior to issuing the command
1937 IXGBE_WRITE_FLUSH(hw);
1939 /* configure FDIRCMD register */
1940 fdircmd = IXGBE_FDIRCMD_CMD_ADD_FLOW | IXGBE_FDIRCMD_FILTER_UPDATE |
1941 IXGBE_FDIRCMD_LAST | IXGBE_FDIRCMD_QUEUE_EN;
1942 if (queue == IXGBE_FDIR_DROP_QUEUE)
1943 fdircmd |= IXGBE_FDIRCMD_DROP;
1944 if (input->formatted.flow_type & IXGBE_ATR_L4TYPE_TUNNEL_MASK)
1945 fdircmd |= IXGBE_FDIRCMD_TUNNEL_FILTER;
1946 fdircmd |= input->formatted.flow_type << IXGBE_FDIRCMD_FLOW_TYPE_SHIFT;
1947 fdircmd |= (u32)queue << IXGBE_FDIRCMD_RX_QUEUE_SHIFT;
1948 fdircmd |= (u32)input->formatted.vm_pool << IXGBE_FDIRCMD_VT_POOL_SHIFT;
1950 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD, fdircmd);
1951 err = ixgbe_fdir_check_cmd_complete(hw, &fdircmd);
1953 DEBUGOUT("Flow Director command did not complete!\n");
1957 return IXGBE_SUCCESS;
1960 s32 ixgbe_fdir_erase_perfect_filter_82599(struct ixgbe_hw *hw,
1961 union ixgbe_atr_input *input,
1968 /* configure FDIRHASH register */
1969 fdirhash = input->formatted.bkt_hash;
1970 fdirhash |= soft_id << IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT;
1971 IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
1973 /* flush hash to HW */
1974 IXGBE_WRITE_FLUSH(hw);
1976 /* Query if filter is present */
1977 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD, IXGBE_FDIRCMD_CMD_QUERY_REM_FILT);
1979 err = ixgbe_fdir_check_cmd_complete(hw, &fdircmd);
1981 DEBUGOUT("Flow Director command did not complete!\n");
1985 /* if filter exists in hardware then remove it */
1986 if (fdircmd & IXGBE_FDIRCMD_FILTER_VALID) {
1987 IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
1988 IXGBE_WRITE_FLUSH(hw);
1989 IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
1990 IXGBE_FDIRCMD_CMD_REMOVE_FLOW);
1993 return IXGBE_SUCCESS;
1997 * ixgbe_fdir_add_perfect_filter_82599 - Adds a perfect filter
1998 * @hw: pointer to hardware structure
1999 * @input: input bitstream
2000 * @input_mask: mask for the input bitstream
2001 * @soft_id: software index for the filters
2002 * @queue: queue index to direct traffic to
2004 * Note that the caller to this function must lock before calling, since the
2005 * hardware writes must be protected from one another.
2007 s32 ixgbe_fdir_add_perfect_filter_82599(struct ixgbe_hw *hw,
2008 union ixgbe_atr_input *input,
2009 union ixgbe_atr_input *input_mask,
2010 u16 soft_id, u8 queue, bool cloud_mode)
2012 s32 err = IXGBE_ERR_CONFIG;
2014 DEBUGFUNC("ixgbe_fdir_add_perfect_filter_82599");
2017 * Check flow_type formatting, and bail out before we touch the hardware
2018 * if there's a configuration issue
2020 switch (input->formatted.flow_type) {
2021 case IXGBE_ATR_FLOW_TYPE_IPV4:
2022 case IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV4:
2023 input_mask->formatted.flow_type = IXGBE_ATR_L4TYPE_IPV6_MASK;
2024 if (input->formatted.dst_port || input->formatted.src_port) {
2025 DEBUGOUT(" Error on src/dst port\n");
2026 return IXGBE_ERR_CONFIG;
2029 case IXGBE_ATR_FLOW_TYPE_SCTPV4:
2030 case IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV4:
2031 if (input->formatted.dst_port || input->formatted.src_port) {
2032 DEBUGOUT(" Error on src/dst port\n");
2033 return IXGBE_ERR_CONFIG;
2036 case IXGBE_ATR_FLOW_TYPE_TCPV4:
2037 case IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV4:
2038 case IXGBE_ATR_FLOW_TYPE_UDPV4:
2039 case IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV4:
2040 input_mask->formatted.flow_type = IXGBE_ATR_L4TYPE_IPV6_MASK |
2041 IXGBE_ATR_L4TYPE_MASK;
2044 DEBUGOUT(" Error on flow type input\n");
2048 /* program input mask into the HW */
2049 err = ixgbe_fdir_set_input_mask_82599(hw, input_mask, cloud_mode);
2053 /* apply mask and compute/store hash */
2054 ixgbe_atr_compute_perfect_hash_82599(input, input_mask);
2056 /* program filters to filter memory */
2057 return ixgbe_fdir_write_perfect_filter_82599(hw, input,
2058 soft_id, queue, cloud_mode);
2062 * ixgbe_read_analog_reg8_82599 - Reads 8 bit Omer analog register
2063 * @hw: pointer to hardware structure
2064 * @reg: analog register to read
2067 * Performs read operation to Omer analog register specified.
2069 s32 ixgbe_read_analog_reg8_82599(struct ixgbe_hw *hw, u32 reg, u8 *val)
2073 DEBUGFUNC("ixgbe_read_analog_reg8_82599");
2075 IXGBE_WRITE_REG(hw, IXGBE_CORECTL, IXGBE_CORECTL_WRITE_CMD |
2077 IXGBE_WRITE_FLUSH(hw);
2079 core_ctl = IXGBE_READ_REG(hw, IXGBE_CORECTL);
2080 *val = (u8)core_ctl;
2082 return IXGBE_SUCCESS;
2086 * ixgbe_write_analog_reg8_82599 - Writes 8 bit Omer analog register
2087 * @hw: pointer to hardware structure
2088 * @reg: atlas register to write
2089 * @val: value to write
2091 * Performs write operation to Omer analog register specified.
2093 s32 ixgbe_write_analog_reg8_82599(struct ixgbe_hw *hw, u32 reg, u8 val)
2097 DEBUGFUNC("ixgbe_write_analog_reg8_82599");
2099 core_ctl = (reg << 8) | val;
2100 IXGBE_WRITE_REG(hw, IXGBE_CORECTL, core_ctl);
2101 IXGBE_WRITE_FLUSH(hw);
2104 return IXGBE_SUCCESS;
2108 * ixgbe_start_hw_82599 - Prepare hardware for Tx/Rx
2109 * @hw: pointer to hardware structure
2111 * Starts the hardware using the generic start_hw function
2112 * and the generation start_hw function.
2113 * Then performs revision-specific operations, if any.
2115 s32 ixgbe_start_hw_82599(struct ixgbe_hw *hw)
2117 s32 ret_val = IXGBE_SUCCESS;
2119 DEBUGFUNC("ixgbe_start_hw_82599");
2121 ret_val = ixgbe_start_hw_generic(hw);
2122 if (ret_val != IXGBE_SUCCESS)
2125 ret_val = ixgbe_start_hw_gen2(hw);
2126 if (ret_val != IXGBE_SUCCESS)
2129 /* We need to run link autotry after the driver loads */
2130 hw->mac.autotry_restart = TRUE;
2132 if (ret_val == IXGBE_SUCCESS)
2133 ret_val = ixgbe_verify_fw_version_82599(hw);
2139 * ixgbe_identify_phy_82599 - Get physical layer module
2140 * @hw: pointer to hardware structure
2142 * Determines the physical layer module found on the current adapter.
2143 * If PHY already detected, maintains current PHY type in hw struct,
2144 * otherwise executes the PHY detection routine.
2146 s32 ixgbe_identify_phy_82599(struct ixgbe_hw *hw)
2150 DEBUGFUNC("ixgbe_identify_phy_82599");
2152 /* Detect PHY if not unknown - returns success if already detected. */
2153 status = ixgbe_identify_phy_generic(hw);
2154 if (status != IXGBE_SUCCESS) {
2155 /* 82599 10GBASE-T requires an external PHY */
2156 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper)
2159 status = ixgbe_identify_module_generic(hw);
2162 /* Set PHY type none if no PHY detected */
2163 if (hw->phy.type == ixgbe_phy_unknown) {
2164 hw->phy.type = ixgbe_phy_none;
2165 return IXGBE_SUCCESS;
2168 /* Return error if SFP module has been detected but is not supported */
2169 if (hw->phy.type == ixgbe_phy_sfp_unsupported)
2170 return IXGBE_ERR_SFP_NOT_SUPPORTED;
2176 * ixgbe_get_supported_physical_layer_82599 - Returns physical layer type
2177 * @hw: pointer to hardware structure
2179 * Determines physical layer capabilities of the current configuration.
2181 u64 ixgbe_get_supported_physical_layer_82599(struct ixgbe_hw *hw)
2183 u64 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
2184 u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
2185 u32 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
2186 u32 pma_pmd_10g_serial = autoc2 & IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK;
2187 u32 pma_pmd_10g_parallel = autoc & IXGBE_AUTOC_10G_PMA_PMD_MASK;
2188 u32 pma_pmd_1g = autoc & IXGBE_AUTOC_1G_PMA_PMD_MASK;
2189 u16 ext_ability = 0;
2191 DEBUGFUNC("ixgbe_get_support_physical_layer_82599");
2193 hw->phy.ops.identify(hw);
2195 switch (hw->phy.type) {
2197 case ixgbe_phy_cu_unknown:
2198 hw->phy.ops.read_reg(hw, IXGBE_MDIO_PHY_EXT_ABILITY,
2199 IXGBE_MDIO_PMA_PMD_DEV_TYPE, &ext_ability);
2200 if (ext_ability & IXGBE_MDIO_PHY_10GBASET_ABILITY)
2201 physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T;
2202 if (ext_ability & IXGBE_MDIO_PHY_1000BASET_ABILITY)
2203 physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
2204 if (ext_ability & IXGBE_MDIO_PHY_100BASETX_ABILITY)
2205 physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX;
2211 switch (autoc & IXGBE_AUTOC_LMS_MASK) {
2212 case IXGBE_AUTOC_LMS_1G_AN:
2213 case IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
2214 if (pma_pmd_1g == IXGBE_AUTOC_1G_KX_BX) {
2215 physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_KX |
2216 IXGBE_PHYSICAL_LAYER_1000BASE_BX;
2219 /* SFI mode so read SFP module */
2222 case IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
2223 if (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_CX4)
2224 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4;
2225 else if (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_KX4)
2226 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
2227 else if (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_XAUI)
2228 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_XAUI;
2231 case IXGBE_AUTOC_LMS_10G_SERIAL:
2232 if (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_KR) {
2233 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KR;
2235 } else if (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI)
2238 case IXGBE_AUTOC_LMS_KX4_KX_KR:
2239 case IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN:
2240 if (autoc & IXGBE_AUTOC_KX_SUPP)
2241 physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_KX;
2242 if (autoc & IXGBE_AUTOC_KX4_SUPP)
2243 physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
2244 if (autoc & IXGBE_AUTOC_KR_SUPP)
2245 physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KR;
2254 /* SFP check must be done last since DA modules are sometimes used to
2255 * test KR mode - we need to id KR mode correctly before SFP module.
2256 * Call identify_sfp because the pluggable module may have changed */
2257 physical_layer = ixgbe_get_supported_phy_sfp_layer_generic(hw);
2259 return physical_layer;
2263 * ixgbe_enable_rx_dma_82599 - Enable the Rx DMA unit on 82599
2264 * @hw: pointer to hardware structure
2265 * @regval: register value to write to RXCTRL
2267 * Enables the Rx DMA unit for 82599
2269 s32 ixgbe_enable_rx_dma_82599(struct ixgbe_hw *hw, u32 regval)
2272 DEBUGFUNC("ixgbe_enable_rx_dma_82599");
2275 * Workaround for 82599 silicon errata when enabling the Rx datapath.
2276 * If traffic is incoming before we enable the Rx unit, it could hang
2277 * the Rx DMA unit. Therefore, make sure the security engine is
2278 * completely disabled prior to enabling the Rx unit.
2281 hw->mac.ops.disable_sec_rx_path(hw);
2283 if (regval & IXGBE_RXCTRL_RXEN)
2284 ixgbe_enable_rx(hw);
2286 ixgbe_disable_rx(hw);
2288 hw->mac.ops.enable_sec_rx_path(hw);
2290 return IXGBE_SUCCESS;
2294 * ixgbe_verify_fw_version_82599 - verify FW version for 82599
2295 * @hw: pointer to hardware structure
2297 * Verifies that installed the firmware version is 0.6 or higher
2298 * for SFI devices. All 82599 SFI devices should have version 0.6 or higher.
2300 * Returns IXGBE_ERR_EEPROM_VERSION if the FW is not present or
2301 * if the FW version is not supported.
2303 static s32 ixgbe_verify_fw_version_82599(struct ixgbe_hw *hw)
2305 s32 status = IXGBE_ERR_EEPROM_VERSION;
2306 u16 fw_offset, fw_ptp_cfg_offset;
2309 DEBUGFUNC("ixgbe_verify_fw_version_82599");
2311 /* firmware check is only necessary for SFI devices */
2312 if (hw->phy.media_type != ixgbe_media_type_fiber) {
2313 status = IXGBE_SUCCESS;
2314 goto fw_version_out;
2317 /* get the offset to the Firmware Module block */
2318 if (hw->eeprom.ops.read(hw, IXGBE_FW_PTR, &fw_offset)) {
2319 ERROR_REPORT2(IXGBE_ERROR_INVALID_STATE,
2320 "eeprom read at offset %d failed", IXGBE_FW_PTR);
2321 return IXGBE_ERR_EEPROM_VERSION;
2324 if ((fw_offset == 0) || (fw_offset == 0xFFFF))
2325 goto fw_version_out;
2327 /* get the offset to the Pass Through Patch Configuration block */
2328 if (hw->eeprom.ops.read(hw, (fw_offset +
2329 IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR),
2330 &fw_ptp_cfg_offset)) {
2331 ERROR_REPORT2(IXGBE_ERROR_INVALID_STATE,
2332 "eeprom read at offset %d failed",
2334 IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR);
2335 return IXGBE_ERR_EEPROM_VERSION;
2338 if ((fw_ptp_cfg_offset == 0) || (fw_ptp_cfg_offset == 0xFFFF))
2339 goto fw_version_out;
2341 /* get the firmware version */
2342 if (hw->eeprom.ops.read(hw, (fw_ptp_cfg_offset +
2343 IXGBE_FW_PATCH_VERSION_4), &fw_version)) {
2344 ERROR_REPORT2(IXGBE_ERROR_INVALID_STATE,
2345 "eeprom read at offset %d failed",
2346 fw_ptp_cfg_offset + IXGBE_FW_PATCH_VERSION_4);
2347 return IXGBE_ERR_EEPROM_VERSION;
2350 if (fw_version > 0x5)
2351 status = IXGBE_SUCCESS;
2358 * ixgbe_verify_lesm_fw_enabled_82599 - Checks LESM FW module state.
2359 * @hw: pointer to hardware structure
2361 * Returns TRUE if the LESM FW module is present and enabled. Otherwise
2362 * returns FALSE. Smart Speed must be disabled if LESM FW module is enabled.
2364 bool ixgbe_verify_lesm_fw_enabled_82599(struct ixgbe_hw *hw)
2366 bool lesm_enabled = FALSE;
2367 u16 fw_offset, fw_lesm_param_offset, fw_lesm_state;
2370 DEBUGFUNC("ixgbe_verify_lesm_fw_enabled_82599");
2372 /* get the offset to the Firmware Module block */
2373 status = hw->eeprom.ops.read(hw, IXGBE_FW_PTR, &fw_offset);
2375 if ((status != IXGBE_SUCCESS) ||
2376 (fw_offset == 0) || (fw_offset == 0xFFFF))
2379 /* get the offset to the LESM Parameters block */
2380 status = hw->eeprom.ops.read(hw, (fw_offset +
2381 IXGBE_FW_LESM_PARAMETERS_PTR),
2382 &fw_lesm_param_offset);
2384 if ((status != IXGBE_SUCCESS) ||
2385 (fw_lesm_param_offset == 0) || (fw_lesm_param_offset == 0xFFFF))
2388 /* get the LESM state word */
2389 status = hw->eeprom.ops.read(hw, (fw_lesm_param_offset +
2390 IXGBE_FW_LESM_STATE_1),
2393 if ((status == IXGBE_SUCCESS) &&
2394 (fw_lesm_state & IXGBE_FW_LESM_STATE_ENABLED))
2395 lesm_enabled = TRUE;
2398 return lesm_enabled;
2402 * ixgbe_read_eeprom_buffer_82599 - Read EEPROM word(s) using
2403 * fastest available method
2405 * @hw: pointer to hardware structure
2406 * @offset: offset of word in EEPROM to read
2407 * @words: number of words
2408 * @data: word(s) read from the EEPROM
2410 * Retrieves 16 bit word(s) read from EEPROM
2412 static s32 ixgbe_read_eeprom_buffer_82599(struct ixgbe_hw *hw, u16 offset,
2413 u16 words, u16 *data)
2415 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
2416 s32 ret_val = IXGBE_ERR_CONFIG;
2418 DEBUGFUNC("ixgbe_read_eeprom_buffer_82599");
2421 * If EEPROM is detected and can be addressed using 14 bits,
2422 * use EERD otherwise use bit bang
2424 if ((eeprom->type == ixgbe_eeprom_spi) &&
2425 (offset + (words - 1) <= IXGBE_EERD_MAX_ADDR))
2426 ret_val = ixgbe_read_eerd_buffer_generic(hw, offset, words,
2429 ret_val = ixgbe_read_eeprom_buffer_bit_bang_generic(hw, offset,
2437 * ixgbe_read_eeprom_82599 - Read EEPROM word using
2438 * fastest available method
2440 * @hw: pointer to hardware structure
2441 * @offset: offset of word in the EEPROM to read
2442 * @data: word read from the EEPROM
2444 * Reads a 16 bit word from the EEPROM
2446 static s32 ixgbe_read_eeprom_82599(struct ixgbe_hw *hw,
2447 u16 offset, u16 *data)
2449 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
2450 s32 ret_val = IXGBE_ERR_CONFIG;
2452 DEBUGFUNC("ixgbe_read_eeprom_82599");
2455 * If EEPROM is detected and can be addressed using 14 bits,
2456 * use EERD otherwise use bit bang
2458 if ((eeprom->type == ixgbe_eeprom_spi) &&
2459 (offset <= IXGBE_EERD_MAX_ADDR))
2460 ret_val = ixgbe_read_eerd_generic(hw, offset, data);
2462 ret_val = ixgbe_read_eeprom_bit_bang_generic(hw, offset, data);
2468 * ixgbe_reset_pipeline_82599 - perform pipeline reset
2470 * @hw: pointer to hardware structure
2472 * Reset pipeline by asserting Restart_AN together with LMS change to ensure
2473 * full pipeline reset. This function assumes the SW/FW lock is held.
2475 s32 ixgbe_reset_pipeline_82599(struct ixgbe_hw *hw)
2479 u32 i, autoc_reg, autoc2_reg;
2481 /* Enable link if disabled in NVM */
2482 autoc2_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
2483 if (autoc2_reg & IXGBE_AUTOC2_LINK_DISABLE_MASK) {
2484 autoc2_reg &= ~IXGBE_AUTOC2_LINK_DISABLE_MASK;
2485 IXGBE_WRITE_REG(hw, IXGBE_AUTOC2, autoc2_reg);
2486 IXGBE_WRITE_FLUSH(hw);
2489 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
2490 autoc_reg |= IXGBE_AUTOC_AN_RESTART;
2491 /* Write AUTOC register with toggled LMS[2] bit and Restart_AN */
2492 IXGBE_WRITE_REG(hw, IXGBE_AUTOC,
2493 autoc_reg ^ (0x4 << IXGBE_AUTOC_LMS_SHIFT));
2494 /* Wait for AN to leave state 0 */
2495 for (i = 0; i < 10; i++) {
2497 anlp1_reg = IXGBE_READ_REG(hw, IXGBE_ANLP1);
2498 if (anlp1_reg & IXGBE_ANLP1_AN_STATE_MASK)
2502 if (!(anlp1_reg & IXGBE_ANLP1_AN_STATE_MASK)) {
2503 DEBUGOUT("auto negotiation not completed\n");
2504 ret_val = IXGBE_ERR_RESET_FAILED;
2505 goto reset_pipeline_out;
2508 ret_val = IXGBE_SUCCESS;
2511 /* Write AUTOC register with original LMS field and Restart_AN */
2512 IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
2513 IXGBE_WRITE_FLUSH(hw);
2519 * ixgbe_read_i2c_byte_82599 - Reads 8 bit word over I2C
2520 * @hw: pointer to hardware structure
2521 * @byte_offset: byte offset to read
2524 * Performs byte read operation to SFP module's EEPROM over I2C interface at
2525 * a specified device address.
2527 static s32 ixgbe_read_i2c_byte_82599(struct ixgbe_hw *hw, u8 byte_offset,
2528 u8 dev_addr, u8 *data)
2534 DEBUGFUNC("ixgbe_read_i2c_byte_82599");
2536 if (hw->phy.qsfp_shared_i2c_bus == TRUE) {
2537 /* Acquire I2C bus ownership. */
2538 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
2539 esdp |= IXGBE_ESDP_SDP0;
2540 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
2541 IXGBE_WRITE_FLUSH(hw);
2544 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
2545 if (esdp & IXGBE_ESDP_SDP1)
2553 DEBUGOUT("Driver can't access resource,"
2554 " acquiring I2C bus timeout.\n");
2555 status = IXGBE_ERR_I2C;
2556 goto release_i2c_access;
2560 status = ixgbe_read_i2c_byte_generic(hw, byte_offset, dev_addr, data);
2564 if (hw->phy.qsfp_shared_i2c_bus == TRUE) {
2565 /* Release I2C bus ownership. */
2566 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
2567 esdp &= ~IXGBE_ESDP_SDP0;
2568 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
2569 IXGBE_WRITE_FLUSH(hw);
2576 * ixgbe_write_i2c_byte_82599 - Writes 8 bit word over I2C
2577 * @hw: pointer to hardware structure
2578 * @byte_offset: byte offset to write
2579 * @data: value to write
2581 * Performs byte write operation to SFP module's EEPROM over I2C interface at
2582 * a specified device address.
2584 static s32 ixgbe_write_i2c_byte_82599(struct ixgbe_hw *hw, u8 byte_offset,
2585 u8 dev_addr, u8 data)
2591 DEBUGFUNC("ixgbe_write_i2c_byte_82599");
2593 if (hw->phy.qsfp_shared_i2c_bus == TRUE) {
2594 /* Acquire I2C bus ownership. */
2595 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
2596 esdp |= IXGBE_ESDP_SDP0;
2597 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
2598 IXGBE_WRITE_FLUSH(hw);
2601 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
2602 if (esdp & IXGBE_ESDP_SDP1)
2610 DEBUGOUT("Driver can't access resource,"
2611 " acquiring I2C bus timeout.\n");
2612 status = IXGBE_ERR_I2C;
2613 goto release_i2c_access;
2617 status = ixgbe_write_i2c_byte_generic(hw, byte_offset, dev_addr, data);
2621 if (hw->phy.qsfp_shared_i2c_bus == TRUE) {
2622 /* Release I2C bus ownership. */
2623 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
2624 esdp &= ~IXGBE_ESDP_SDP0;
2625 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
2626 IXGBE_WRITE_FLUSH(hw);