2 * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
3 * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
4 * Copyright (c) 2005, 2006, 2007 Cisco Systems, Inc. All rights reserved.
5 * Copyright (c) 2005, 2006, 2007, 2008, 2014 Mellanox Technologies. All rights reserved.
6 * Copyright (c) 2004 Voltaire, Inc. All rights reserved.
8 * This software is available to you under a choice of one of two
9 * licenses. You may choose to be licensed under the terms of the GNU
10 * General Public License (GPL) Version 2, available from the file
11 * COPYING in the main directory of this source tree, or the
12 * OpenIB.org BSD license below:
14 * Redistribution and use in source and binary forms, with or
15 * without modification, are permitted provided that the following
18 * - Redistributions of source code must retain the above
19 * copyright notice, this list of conditions and the following
22 * - Redistributions in binary form must reproduce the above
23 * copyright notice, this list of conditions and the following
24 * disclaimer in the documentation and/or other materials
25 * provided with the distribution.
27 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
28 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
29 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
30 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
31 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
32 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
33 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
37 #include <linux/hardirq.h>
38 #include <linux/module.h>
39 #include <dev/mlx4/cmd.h>
40 #include <dev/mlx4/cq.h>
45 #define MLX4_CQ_STATUS_OK ( 0 << 28)
46 #define MLX4_CQ_STATUS_OVERFLOW ( 9 << 28)
47 #define MLX4_CQ_STATUS_WRITE_FAIL (10 << 28)
48 #define MLX4_CQ_FLAG_CC ( 1 << 18)
49 #define MLX4_CQ_FLAG_OI ( 1 << 17)
50 #define MLX4_CQ_STATE_ARMED ( 9 << 8)
51 #define MLX4_CQ_STATE_ARMED_SOL ( 6 << 8)
52 #define MLX4_EQ_STATE_FIRED (10 << 8)
54 void mlx4_cq_completion(struct mlx4_dev *dev, u32 cqn)
58 cq = radix_tree_lookup(&mlx4_priv(dev)->cq_table.tree,
59 cqn & (dev->caps.num_cqs - 1));
61 mlx4_dbg(dev, "Completion event for bogus CQ %08x\n", cqn);
70 void mlx4_cq_event(struct mlx4_dev *dev, u32 cqn, int event_type)
72 struct mlx4_cq_table *cq_table = &mlx4_priv(dev)->cq_table;
75 spin_lock(&cq_table->lock);
77 cq = radix_tree_lookup(&cq_table->tree, cqn & (dev->caps.num_cqs - 1));
79 atomic_inc(&cq->refcount);
81 spin_unlock(&cq_table->lock);
84 mlx4_warn(dev, "Async event for bogus CQ %08x\n", cqn);
88 cq->event(cq, event_type);
90 if (atomic_dec_and_test(&cq->refcount))
94 static int mlx4_SW2HW_CQ(struct mlx4_dev *dev, struct mlx4_cmd_mailbox *mailbox,
97 return mlx4_cmd(dev, mailbox->dma, cq_num, 0,
98 MLX4_CMD_SW2HW_CQ, MLX4_CMD_TIME_CLASS_A,
102 static int mlx4_MODIFY_CQ(struct mlx4_dev *dev, struct mlx4_cmd_mailbox *mailbox,
103 int cq_num, u32 opmod)
105 return mlx4_cmd(dev, mailbox->dma, cq_num, opmod, MLX4_CMD_MODIFY_CQ,
106 MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED);
109 static int mlx4_HW2SW_CQ(struct mlx4_dev *dev, struct mlx4_cmd_mailbox *mailbox,
112 return mlx4_cmd_box(dev, 0, mailbox ? mailbox->dma : 0,
113 cq_num, mailbox ? 0 : 1, MLX4_CMD_HW2SW_CQ,
114 MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED);
117 int mlx4_cq_modify(struct mlx4_dev *dev, struct mlx4_cq *cq,
118 u16 count, u16 period)
120 struct mlx4_cmd_mailbox *mailbox;
121 struct mlx4_cq_context *cq_context;
124 mailbox = mlx4_alloc_cmd_mailbox(dev);
126 return PTR_ERR(mailbox);
128 cq_context = mailbox->buf;
129 cq_context->cq_max_count = cpu_to_be16(count);
130 cq_context->cq_period = cpu_to_be16(period);
132 err = mlx4_MODIFY_CQ(dev, mailbox, cq->cqn, 1);
134 mlx4_free_cmd_mailbox(dev, mailbox);
137 EXPORT_SYMBOL_GPL(mlx4_cq_modify);
139 int mlx4_cq_resize(struct mlx4_dev *dev, struct mlx4_cq *cq,
140 int entries, struct mlx4_mtt *mtt)
142 struct mlx4_cmd_mailbox *mailbox;
143 struct mlx4_cq_context *cq_context;
147 mailbox = mlx4_alloc_cmd_mailbox(dev);
149 return PTR_ERR(mailbox);
151 cq_context = mailbox->buf;
152 cq_context->logsize_usrpage = cpu_to_be32(ilog2(entries) << 24);
153 cq_context->log_page_size = mtt->page_shift - 12;
154 mtt_addr = mlx4_mtt_addr(dev, mtt);
155 cq_context->mtt_base_addr_h = mtt_addr >> 32;
156 cq_context->mtt_base_addr_l = cpu_to_be32(mtt_addr & 0xffffffff);
158 err = mlx4_MODIFY_CQ(dev, mailbox, cq->cqn, 0);
160 mlx4_free_cmd_mailbox(dev, mailbox);
163 EXPORT_SYMBOL_GPL(mlx4_cq_resize);
165 int __mlx4_cq_alloc_icm(struct mlx4_dev *dev, int *cqn)
167 struct mlx4_priv *priv = mlx4_priv(dev);
168 struct mlx4_cq_table *cq_table = &priv->cq_table;
171 *cqn = mlx4_bitmap_alloc(&cq_table->bitmap);
175 err = mlx4_table_get(dev, &cq_table->table, *cqn, GFP_KERNEL);
179 err = mlx4_table_get(dev, &cq_table->cmpt_table, *cqn, GFP_KERNEL);
185 mlx4_table_put(dev, &cq_table->table, *cqn);
188 mlx4_bitmap_free(&cq_table->bitmap, *cqn, MLX4_NO_RR);
192 static int mlx4_cq_alloc_icm(struct mlx4_dev *dev, int *cqn)
197 if (mlx4_is_mfunc(dev)) {
198 err = mlx4_cmd_imm(dev, 0, &out_param, RES_CQ,
199 RES_OP_RESERVE_AND_MAP, MLX4_CMD_ALLOC_RES,
200 MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED);
204 *cqn = get_param_l(&out_param);
208 return __mlx4_cq_alloc_icm(dev, cqn);
211 void __mlx4_cq_free_icm(struct mlx4_dev *dev, int cqn)
213 struct mlx4_priv *priv = mlx4_priv(dev);
214 struct mlx4_cq_table *cq_table = &priv->cq_table;
216 mlx4_table_put(dev, &cq_table->cmpt_table, cqn);
217 mlx4_table_put(dev, &cq_table->table, cqn);
218 mlx4_bitmap_free(&cq_table->bitmap, cqn, MLX4_NO_RR);
221 static void mlx4_cq_free_icm(struct mlx4_dev *dev, int cqn)
226 if (mlx4_is_mfunc(dev)) {
227 set_param_l(&in_param, cqn);
228 err = mlx4_cmd(dev, in_param, RES_CQ, RES_OP_RESERVE_AND_MAP,
230 MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED);
232 mlx4_warn(dev, "Failed freeing cq:%d\n", cqn);
234 __mlx4_cq_free_icm(dev, cqn);
237 int mlx4_cq_alloc(struct mlx4_dev *dev, int nent,
238 struct mlx4_mtt *mtt, struct mlx4_uar *uar, u64 db_rec,
239 struct mlx4_cq *cq, unsigned vector, int collapsed,
242 struct mlx4_priv *priv = mlx4_priv(dev);
243 struct mlx4_cq_table *cq_table = &priv->cq_table;
244 struct mlx4_cmd_mailbox *mailbox;
245 struct mlx4_cq_context *cq_context;
249 if (vector >= dev->caps.num_comp_vectors)
254 err = mlx4_cq_alloc_icm(dev, &cq->cqn);
258 spin_lock_irq(&cq_table->lock);
259 err = radix_tree_insert(&cq_table->tree, cq->cqn, cq);
260 spin_unlock_irq(&cq_table->lock);
264 mailbox = mlx4_alloc_cmd_mailbox(dev);
265 if (IS_ERR(mailbox)) {
266 err = PTR_ERR(mailbox);
270 cq_context = mailbox->buf;
271 cq_context->flags = cpu_to_be32(!!collapsed << 18);
273 cq_context->flags |= cpu_to_be32(1 << 19);
275 cq_context->logsize_usrpage =
276 cpu_to_be32((ilog2(nent) << 24) |
277 mlx4_to_hw_uar_index(dev, uar->index));
278 cq_context->comp_eqn = priv->eq_table.eq[MLX4_CQ_TO_EQ_VECTOR(vector)].eqn;
279 cq_context->log_page_size = mtt->page_shift - MLX4_ICM_PAGE_SHIFT;
281 mtt_addr = mlx4_mtt_addr(dev, mtt);
282 cq_context->mtt_base_addr_h = mtt_addr >> 32;
283 cq_context->mtt_base_addr_l = cpu_to_be32(mtt_addr & 0xffffffff);
284 cq_context->db_rec_addr = cpu_to_be64(db_rec);
286 err = mlx4_SW2HW_CQ(dev, mailbox, cq->cqn);
287 mlx4_free_cmd_mailbox(dev, mailbox);
294 atomic_set(&cq->refcount, 1);
295 init_completion(&cq->free);
297 cq->irq = priv->eq_table.eq[MLX4_CQ_TO_EQ_VECTOR(vector)].irq;
301 spin_lock_irq(&cq_table->lock);
302 radix_tree_delete(&cq_table->tree, cq->cqn);
303 spin_unlock_irq(&cq_table->lock);
306 mlx4_cq_free_icm(dev, cq->cqn);
310 EXPORT_SYMBOL_GPL(mlx4_cq_alloc);
312 void mlx4_cq_free(struct mlx4_dev *dev, struct mlx4_cq *cq)
314 struct mlx4_priv *priv = mlx4_priv(dev);
315 struct mlx4_cq_table *cq_table = &priv->cq_table;
318 err = mlx4_HW2SW_CQ(dev, NULL, cq->cqn);
320 mlx4_warn(dev, "HW2SW_CQ failed (%d) for CQN %06x\n", err, cq->cqn);
322 synchronize_irq(priv->eq_table.eq[MLX4_CQ_TO_EQ_VECTOR(cq->vector)].irq);
323 if (priv->eq_table.eq[MLX4_CQ_TO_EQ_VECTOR(cq->vector)].irq !=
324 priv->eq_table.eq[MLX4_EQ_ASYNC].irq)
325 synchronize_irq(priv->eq_table.eq[MLX4_EQ_ASYNC].irq);
327 spin_lock_irq(&cq_table->lock);
328 radix_tree_delete(&cq_table->tree, cq->cqn);
329 spin_unlock_irq(&cq_table->lock);
331 if (atomic_dec_and_test(&cq->refcount))
333 wait_for_completion(&cq->free);
335 mlx4_cq_free_icm(dev, cq->cqn);
337 EXPORT_SYMBOL_GPL(mlx4_cq_free);
339 int mlx4_init_cq_table(struct mlx4_dev *dev)
341 struct mlx4_cq_table *cq_table = &mlx4_priv(dev)->cq_table;
344 spin_lock_init(&cq_table->lock);
345 INIT_RADIX_TREE(&cq_table->tree, GFP_ATOMIC);
346 if (mlx4_is_slave(dev))
349 err = mlx4_bitmap_init(&cq_table->bitmap, dev->caps.num_cqs,
350 dev->caps.num_cqs - 1, dev->caps.reserved_cqs, 0);
357 void mlx4_cleanup_cq_table(struct mlx4_dev *dev)
359 if (mlx4_is_slave(dev))
361 /* Nothing to do to clean up radix_tree */
362 mlx4_bitmap_cleanup(&mlx4_priv(dev)->cq_table.bitmap);