2 * Copyright (c) 2017 Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
35 #ifndef __MLX5_FPGA_IPSEC_H__
36 #define __MLX5_FPGA_IPSEC_H__
38 #include <dev/mlx5/mlx5_accel/ipsec.h>
40 #ifdef CONFIG_MLX5_FPGA
42 void *mlx5_fpga_ipsec_sa_cmd_exec(struct mlx5_core_dev *mdev,
43 struct mlx5_accel_ipsec_sa *cmd);
44 int mlx5_fpga_ipsec_sa_cmd_wait(void *context);
46 u32 mlx5_fpga_ipsec_device_caps(struct mlx5_core_dev *mdev);
47 unsigned int mlx5_fpga_ipsec_counters_count(struct mlx5_core_dev *mdev);
48 int mlx5_fpga_ipsec_counters_read(struct mlx5_core_dev *mdev, u64 *counters,
49 unsigned int counters_count);
51 int mlx5_fpga_ipsec_init(struct mlx5_core_dev *mdev);
52 void mlx5_fpga_ipsec_cleanup(struct mlx5_core_dev *mdev);
56 static inline void *mlx5_fpga_ipsec_sa_cmd_exec(struct mlx5_core_dev *mdev,
57 struct mlx5_accel_ipsec_sa *cmd)
59 return ERR_PTR(-EOPNOTSUPP);
62 static inline int mlx5_fpga_ipsec_sa_cmd_wait(void *context)
67 static inline u32 mlx5_fpga_ipsec_device_caps(struct mlx5_core_dev *mdev)
72 static inline unsigned int
73 mlx5_fpga_ipsec_counters_count(struct mlx5_core_dev *mdev)
78 static inline int mlx5_fpga_ipsec_counters_read(struct mlx5_core_dev *mdev,
84 static inline int mlx5_fpga_ipsec_init(struct mlx5_core_dev *mdev)
89 static inline void mlx5_fpga_ipsec_cleanup(struct mlx5_core_dev *mdev)
93 #endif /* CONFIG_MLX5_FPGA */
95 #endif /* __MLX5_FPGA_SADB_H__ */