2 * Copyright (c) 2017-2018 Cavium, Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
15 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
16 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
19 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
20 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
21 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
22 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
23 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
24 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
25 * POSSIBILITY OF SUCH DAMAGE.
32 #ifndef __ECORE_HSI_FCOE__
33 #define __ECORE_HSI_FCOE__
34 /****************************************/
35 /* Add include to common storage target */
36 /****************************************/
37 #include "storage_common.h"
39 /************************************************************************/
40 /* Add include to common fcoe target for both eCore and protocol driver */
41 /************************************************************************/
42 #include "fcoe_common.h"
46 * The fcoe storm context of Ystorm
48 struct ystorm_fcoe_conn_st_ctx
50 u8 func_mode /* Function mode */;
51 u8 cos /* Transmission cos */;
52 u8 conf_version /* Is dcb_version or vntag_version changed */;
53 u8 eth_hdr_size /* Ethernet header size */;
54 __le16 stat_ram_addr /* Statistics ram adderss */;
55 __le16 mtu /* MTU limitation */;
56 __le16 max_fc_payload_len /* Max payload length according to target limitation and mtu. 8 bytes aligned (required for protection fast-path) */;
57 __le16 tx_max_fc_pay_len /* Max payload length according to target limitation */;
58 u8 fcp_cmd_size /* FCP cmd size. for performance reasons */;
59 u8 fcp_rsp_size /* FCP RSP size. for performance reasons */;
60 __le16 mss /* MSS for PBF (MSS we negotiate with target - protection data per segment. If we are not in perf mode it will be according to worse case) */;
61 struct regpair reserved;
62 __le16 min_frame_size /* The minimum ETH frame size required for transmission (including ETH header) */;
63 u8 protection_info_flags;
64 #define YSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_MASK 0x1 /* Does this connection support protection (if couple of GOS share this connection it× â‚¬â„¢s enough that one of them support protection) */
65 #define YSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_SHIFT 0
66 #define YSTORM_FCOE_CONN_ST_CTX_VALID_MASK 0x1 /* Are we in protection perf mode (there is only one protection mode for this connection and we manage to create mss that contain fixed amount of protection segment and we are only restrict by the target limitation and not line mss this is critical since if line mss restrict us we can× â‚¬â„¢t rely on this size × â‚¬â€œ it depends on vlan num) */
67 #define YSTORM_FCOE_CONN_ST_CTX_VALID_SHIFT 1
68 #define YSTORM_FCOE_CONN_ST_CTX_RESERVED1_MASK 0x3F
69 #define YSTORM_FCOE_CONN_ST_CTX_RESERVED1_SHIFT 2
70 u8 dst_protection_per_mss /* Destination Protection data per mss (if we are not in perf mode it will be worse case). Destination is the data add/remove from the transmitted packet (as opposed to src which is data validate by the nic they might not be identical) */;
71 u8 src_protection_per_mss /* Source Protection data per mss (if we are not in perf mode it will be worse case). Source is the data validated by the nic (as opposed to destination which is data add/remove from the transmitted packet they might not be identical) */;
72 u8 ptu_log_page_size /* 0-4K, 1-8K, 2-16K, 3-32K... */;
74 #define YSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK 0x1 /* Inner Vlan flag */
75 #define YSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT 0
76 #define YSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_MASK 0x1 /* Outer Vlan flag */
77 #define YSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_SHIFT 1
78 #define YSTORM_FCOE_CONN_ST_CTX_RSRV_MASK 0x3F
79 #define YSTORM_FCOE_CONN_ST_CTX_RSRV_SHIFT 2
80 u8 fcp_xfer_size /* FCP xfer size. for performance reasons */;
84 * FCoE 16-bits vlan structure
86 struct fcoe_vlan_fields
89 #define FCOE_VLAN_FIELDS_VID_MASK 0xFFF
90 #define FCOE_VLAN_FIELDS_VID_SHIFT 0
91 #define FCOE_VLAN_FIELDS_CLI_MASK 0x1
92 #define FCOE_VLAN_FIELDS_CLI_SHIFT 12
93 #define FCOE_VLAN_FIELDS_PRI_MASK 0x7
94 #define FCOE_VLAN_FIELDS_PRI_SHIFT 13
98 * FCoE 16-bits vlan union
100 union fcoe_vlan_field_union
102 struct fcoe_vlan_fields fields /* Parameters field */;
103 __le16 val /* Global value */;
107 * FCoE 16-bits vlan, vif union
109 union fcoe_vlan_vif_field_union
111 union fcoe_vlan_field_union vlan /* Vlan */;
112 __le16 vif /* VIF */;
116 * Ethernet context section
118 struct pstorm_fcoe_eth_context_section
120 u8 remote_addr_3 /* Remote Mac Address, used in PBF Header Builder Command */;
121 u8 remote_addr_2 /* Remote Mac Address, used in PBF Header Builder Command */;
122 u8 remote_addr_1 /* Remote Mac Address, used in PBF Header Builder Command */;
123 u8 remote_addr_0 /* Remote Mac Address, used in PBF Header Builder Command */;
124 u8 local_addr_1 /* Local Mac Address, used in PBF Header Builder Command */;
125 u8 local_addr_0 /* Local Mac Address, used in PBF Header Builder Command */;
126 u8 remote_addr_5 /* Remote Mac Address, used in PBF Header Builder Command */;
127 u8 remote_addr_4 /* Remote Mac Address, used in PBF Header Builder Command */;
128 u8 local_addr_5 /* Local Mac Address, used in PBF Header Builder Command */;
129 u8 local_addr_4 /* Loca lMac Address, used in PBF Header Builder Command */;
130 u8 local_addr_3 /* Local Mac Address, used in PBF Header Builder Command */;
131 u8 local_addr_2 /* Local Mac Address, used in PBF Header Builder Command */;
132 union fcoe_vlan_vif_field_union vif_outer_vlan /* Union of VIF and outer vlan */;
133 __le16 vif_outer_eth_type /* reserved place for Ethernet type */;
134 union fcoe_vlan_vif_field_union inner_vlan /* inner vlan tag */;
135 __le16 inner_eth_type /* reserved place for Ethernet type */;
139 * The fcoe storm context of Pstorm
141 struct pstorm_fcoe_conn_st_ctx
143 u8 func_mode /* Function mode */;
144 u8 cos /* Transmission cos */;
145 u8 conf_version /* Is dcb_version or vntag_version changed */;
147 __le16 stat_ram_addr /* Statistics ram adderss */;
148 __le16 mss /* MSS for PBF (MSS we negotiate with target - protection data per segment. If we are not in perf mode it will be according to worse case) */;
149 struct regpair abts_cleanup_addr /* Host addr of ABTS /Cleanup info. since we pass it through session context, we pass only the addr to save space */;
150 struct pstorm_fcoe_eth_context_section eth /* Source mac */;
151 u8 sid_2 /* SID FC address - Third byte that is sent to NW via PBF For example is SID is 01:02:03 then sid_2 is 0x03 */;
152 u8 sid_1 /* SID FC address - Second byte that is sent to NW via PBF */;
153 u8 sid_0 /* SID FC address - First byte that is sent to NW via PBF */;
155 #define PSTORM_FCOE_CONN_ST_CTX_VNTAG_VLAN_MASK 0x1 /* Is inner vlan taken from vntag default vlan (in this case I have to update inner vlan each time the default change) */
156 #define PSTORM_FCOE_CONN_ST_CTX_VNTAG_VLAN_SHIFT 0
157 #define PSTORM_FCOE_CONN_ST_CTX_SUPPORT_REC_RR_TOV_MASK 0x1 /* AreSupport rec_tov timer */
158 #define PSTORM_FCOE_CONN_ST_CTX_SUPPORT_REC_RR_TOV_SHIFT 1
159 #define PSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK 0x1 /* Inner Vlan flag */
160 #define PSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT 2
161 #define PSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_MASK 0x1 /* Outer Vlan flag */
162 #define PSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_SHIFT 3
163 #define PSTORM_FCOE_CONN_ST_CTX_RESERVED_MASK 0xF
164 #define PSTORM_FCOE_CONN_ST_CTX_RESERVED_SHIFT 4
165 u8 did_2 /* DID FC address - Third byte that is sent to NW via PBF */;
166 u8 did_1 /* DID FC address - Second byte that is sent to NW via PBF */;
167 u8 did_0 /* DID FC address - First byte that is sent to NW via PBF */;
169 __le16 rec_rr_tov_val /* REC_TOV value negotiated during PLOGI (in msec) */;
170 u8 q_relative_offset /* CQ, RQ (and CMDQ) relative offset for connection */;
175 * The fcoe storm context of Xstorm
177 struct xstorm_fcoe_conn_st_ctx
179 u8 func_mode /* Function mode */;
180 u8 src_mac_index /* Index to the src_mac arr held in the xStorm RAM. Provided at the xStorm offload connection handler */;
181 u8 conf_version /* Advance if vntag/dcb version advance */;
182 u8 cached_wqes_avail /* Number of cached wqes available */;
183 __le16 stat_ram_addr /* Statistics ram adderss */;
185 #define XSTORM_FCOE_CONN_ST_CTX_SQ_DEFERRED_MASK 0x1 /* SQ deferred (happens when we wait for xfer wqe to complete cleanup/abts */
186 #define XSTORM_FCOE_CONN_ST_CTX_SQ_DEFERRED_SHIFT 0
187 #define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK 0x1 /* Inner vlan flag †for calculating eth header size */
188 #define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT 1
189 #define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_ORIG_MASK 0x1 /* Original vlan configuration. used when we switch from dcb enable to dcb disabled */
190 #define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_ORIG_SHIFT 2
191 #define XSTORM_FCOE_CONN_ST_CTX_LAST_QUEUE_HANDLED_MASK 0x3
192 #define XSTORM_FCOE_CONN_ST_CTX_LAST_QUEUE_HANDLED_SHIFT 3
193 #define XSTORM_FCOE_CONN_ST_CTX_RSRV_MASK 0x7
194 #define XSTORM_FCOE_CONN_ST_CTX_RSRV_SHIFT 5
195 u8 cached_wqes_offset /* Offset of first valid cached wqe */;
197 u8 eth_hdr_size /* Ethernet header size */;
198 u8 seq_id /* Sequence id */;
199 u8 max_conc_seqs /* Max concurrent sequence id */;
200 __le16 num_pages_in_pbl /* Num of pages in SQ/RESPQ/XFERQ Pbl */;
202 struct regpair sq_pbl_addr /* SQ address */;
203 struct regpair sq_curr_page_addr /* SQ current page address */;
204 struct regpair sq_next_page_addr /* SQ next page address */;
205 struct regpair xferq_pbl_addr /* XFERQ address */;
206 struct regpair xferq_curr_page_addr /* XFERQ current page address */;
207 struct regpair xferq_next_page_addr /* XFERQ next page address */;
208 struct regpair respq_pbl_addr /* RESPQ address */;
209 struct regpair respq_curr_page_addr /* RESPQ current page address */;
210 struct regpair respq_next_page_addr /* RESPQ next page address */;
211 __le16 mtu /* MTU limitation */;
212 __le16 tx_max_fc_pay_len /* Max payload length according to target limitation */;
213 __le16 max_fc_payload_len /* Max payload length according to target limitation and mtu. Aligned to 4 bytes. */;
214 __le16 min_frame_size /* The minimum ETH frame size required for transmission (including ETH header, excluding ETH CRC */;
215 __le16 sq_pbl_next_index /* Next index of SQ Pbl */;
216 __le16 respq_pbl_next_index /* Next index of RESPQ Pbl */;
217 u8 fcp_cmd_byte_credit /* Pre-calculated byte credit that single FCP command can consume */;
218 u8 fcp_rsp_byte_credit /* Pre-calculated byte credit that single FCP RSP can consume. */;
219 __le16 protection_info;
220 #define XSTORM_FCOE_CONN_ST_CTX_PROTECTION_PERF_MASK 0x1 /* Intend to accelerate the protection flows */
221 #define XSTORM_FCOE_CONN_ST_CTX_PROTECTION_PERF_SHIFT 0
222 #define XSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_MASK 0x1 /* Does this connection support protection (if couple of GOS share this connection is enough that one of them support protection) */
223 #define XSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_SHIFT 1
224 #define XSTORM_FCOE_CONN_ST_CTX_VALID_MASK 0x1 /* Are we in protection perf mode (there is only one protection mode for this connection and we manage to create mss that contain fixed amount of protection segment and we are only restrict by the target limitation and not line mss this is critical since if line mss restrict us we can’t rely on this size †it depends on vlan num) */
225 #define XSTORM_FCOE_CONN_ST_CTX_VALID_SHIFT 2
226 #define XSTORM_FCOE_CONN_ST_CTX_FRAME_PROT_ALIGNED_MASK 0x1 /* Is size of tx_max_pay_len_prot can be aligned to protection intervals. This means that pure data in each frame is 2k exactly, and protection intervals are no bigger than 2k */
227 #define XSTORM_FCOE_CONN_ST_CTX_FRAME_PROT_ALIGNED_SHIFT 3
228 #define XSTORM_FCOE_CONN_ST_CTX_RESERVED3_MASK 0xF
229 #define XSTORM_FCOE_CONN_ST_CTX_RESERVED3_SHIFT 4
230 #define XSTORM_FCOE_CONN_ST_CTX_DST_PROTECTION_PER_MSS_MASK 0xFF /* Destination Pro tection data per mss (if we are not in perf mode it will be worse case). Destination is the data add/remove from the transmitted packet (as opposed to src which is data validate by the nic they might not be identical) */
231 #define XSTORM_FCOE_CONN_ST_CTX_DST_PROTECTION_PER_MSS_SHIFT 8
232 __le16 xferq_pbl_next_index /* Next index of XFERQ Pbl */;
233 __le16 page_size /* Page size (in bytes) */;
234 u8 mid_seq /* Equals 1 for Middle sequence indication, otherwise 0 */;
235 u8 fcp_xfer_byte_credit /* Pre-calculated byte credit that single FCP command can consume */;
237 struct fcoe_wqe cached_wqes[16] /* cached wqe (8) = 8*8*8Bytes */;
240 struct e4_xstorm_fcoe_conn_ag_ctx
242 u8 reserved0 /* cdu_validation */;
243 u8 fcoe_state /* state */;
245 #define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */
246 #define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0
247 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED1_MASK 0x1 /* exist_in_qm1 */
248 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED1_SHIFT 1
249 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED2_MASK 0x1 /* exist_in_qm2 */
250 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED2_SHIFT 2
251 #define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */
252 #define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT 3
253 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED3_MASK 0x1 /* bit4 */
254 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED3_SHIFT 4
255 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED4_MASK 0x1 /* cf_array_active */
256 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED4_SHIFT 5
257 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED5_MASK 0x1 /* bit6 */
258 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED5_SHIFT 6
259 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED6_MASK 0x1 /* bit7 */
260 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED6_SHIFT 7
262 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED7_MASK 0x1 /* bit8 */
263 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED7_SHIFT 0
264 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED8_MASK 0x1 /* bit9 */
265 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED8_SHIFT 1
266 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED9_MASK 0x1 /* bit10 */
267 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED9_SHIFT 2
268 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT11_MASK 0x1 /* bit11 */
269 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT11_SHIFT 3
270 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT12_MASK 0x1 /* bit12 */
271 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT12_SHIFT 4
272 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT13_MASK 0x1 /* bit13 */
273 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT13_SHIFT 5
274 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT14_MASK 0x1 /* bit14 */
275 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT14_SHIFT 6
276 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT15_MASK 0x1 /* bit15 */
277 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT15_SHIFT 7
279 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */
280 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 0
281 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */
282 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 2
283 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */
284 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 4
285 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */
286 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF3_SHIFT 6
288 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */
289 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT 0
290 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */
291 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT 2
292 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */
293 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT 4
294 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF7_MASK 0x3 /* cf7 */
295 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT 6
297 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */
298 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT 0
299 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */
300 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT 2
301 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */
302 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT 4
303 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF11_MASK 0x3 /* cf11 */
304 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF11_SHIFT 6
306 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF12_MASK 0x3 /* cf12 */
307 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF12_SHIFT 0
308 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF13_MASK 0x3 /* cf13 */
309 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF13_SHIFT 2
310 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF14_MASK 0x3 /* cf14 */
311 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF14_SHIFT 4
312 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF15_MASK 0x3 /* cf15 */
313 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF15_SHIFT 6
315 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF16_MASK 0x3 /* cf16 */
316 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF16_SHIFT 0
317 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF17_MASK 0x3 /* cf_array_cf */
318 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF17_SHIFT 2
319 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF18_MASK 0x3 /* cf18 */
320 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF18_SHIFT 4
321 #define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_MASK 0x3 /* cf19 */
322 #define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_SHIFT 6
324 #define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_MASK 0x3 /* cf20 */
325 #define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_SHIFT 0
326 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED10_MASK 0x3 /* cf21 */
327 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED10_SHIFT 2
328 #define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_MASK 0x3 /* cf22 */
329 #define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_SHIFT 4
330 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
331 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 6
332 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
333 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 7
335 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
336 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 0
337 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */
338 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT 1
339 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */
340 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT 2
341 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */
342 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT 3
343 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */
344 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT 4
345 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK 0x1 /* cf7en */
346 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT 5
347 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */
348 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT 6
349 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */
350 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT 7
352 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */
353 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT 0
354 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF11EN_MASK 0x1 /* cf11en */
355 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF11EN_SHIFT 1
356 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF12EN_MASK 0x1 /* cf12en */
357 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF12EN_SHIFT 2
358 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF13EN_MASK 0x1 /* cf13en */
359 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF13EN_SHIFT 3
360 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF14EN_MASK 0x1 /* cf14en */
361 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF14EN_SHIFT 4
362 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF15EN_MASK 0x1 /* cf15en */
363 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF15EN_SHIFT 5
364 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF16EN_MASK 0x1 /* cf16en */
365 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF16EN_SHIFT 6
366 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF17EN_MASK 0x1 /* cf_array_cf_en */
367 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF17EN_SHIFT 7
369 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF18EN_MASK 0x1 /* cf18en */
370 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF18EN_SHIFT 0
371 #define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_MASK 0x1 /* cf19en */
372 #define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_SHIFT 1
373 #define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_MASK 0x1 /* cf20en */
374 #define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT 2
375 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED11_MASK 0x1 /* cf21en */
376 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED11_SHIFT 3
377 #define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_MASK 0x1 /* cf22en */
378 #define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT 4
379 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF23EN_MASK 0x1 /* cf23en */
380 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF23EN_SHIFT 5
381 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED12_MASK 0x1 /* rule0en */
382 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED12_SHIFT 6
383 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED13_MASK 0x1 /* rule1en */
384 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED13_SHIFT 7
386 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED14_MASK 0x1 /* rule2en */
387 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED14_SHIFT 0
388 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED15_MASK 0x1 /* rule3en */
389 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED15_SHIFT 1
390 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED16_MASK 0x1 /* rule4en */
391 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED16_SHIFT 2
392 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */
393 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT 3
394 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */
395 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT 4
396 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */
397 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT 5
398 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_MASK 0x1 /* rule8en */
399 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_SHIFT 6
400 #define E4_XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_MASK 0x1 /* rule9en */
401 #define E4_XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_SHIFT 7
403 #define E4_XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_MASK 0x1 /* rule10en */
404 #define E4_XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_SHIFT 0
405 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE11EN_MASK 0x1 /* rule11en */
406 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE11EN_SHIFT 1
407 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_MASK 0x1 /* rule12en */
408 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_SHIFT 2
409 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_MASK 0x1 /* rule13en */
410 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_SHIFT 3
411 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE14EN_MASK 0x1 /* rule14en */
412 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE14EN_SHIFT 4
413 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE15EN_MASK 0x1 /* rule15en */
414 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE15EN_SHIFT 5
415 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE16EN_MASK 0x1 /* rule16en */
416 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE16EN_SHIFT 6
417 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE17EN_MASK 0x1 /* rule17en */
418 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE17EN_SHIFT 7
420 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_MASK 0x1 /* rule18en */
421 #define E4_XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_SHIFT 0
422 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE19EN_MASK 0x1 /* rule19en */
423 #define E4_XSTORM_FCOE_CONN_AG_CTX_RULE19EN_SHIFT 1
424 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_MASK 0x1 /* rule20en */
425 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_SHIFT 2
426 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_MASK 0x1 /* rule21en */
427 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_SHIFT 3
428 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_MASK 0x1 /* rule22en */
429 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_SHIFT 4
430 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_MASK 0x1 /* rule23en */
431 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_SHIFT 5
432 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_MASK 0x1 /* rule24en */
433 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_SHIFT 6
434 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_MASK 0x1 /* rule25en */
435 #define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_SHIFT 7
437 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT16_MASK 0x1 /* bit16 */
438 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT16_SHIFT 0
439 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT17_MASK 0x1 /* bit17 */
440 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT17_SHIFT 1
441 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT18_MASK 0x1 /* bit18 */
442 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT18_SHIFT 2
443 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT19_MASK 0x1 /* bit19 */
444 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT19_SHIFT 3
445 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT20_MASK 0x1 /* bit20 */
446 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT20_SHIFT 4
447 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT21_MASK 0x1 /* bit21 */
448 #define E4_XSTORM_FCOE_CONN_AG_CTX_BIT21_SHIFT 5
449 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF23_MASK 0x3 /* cf23 */
450 #define E4_XSTORM_FCOE_CONN_AG_CTX_CF23_SHIFT 6
451 u8 byte2 /* byte2 */;
452 __le16 physical_q0 /* physical_q0 */;
453 __le16 word1 /* physical_q1 */;
454 __le16 word2 /* physical_q2 */;
455 __le16 sq_cons /* word3 */;
456 __le16 sq_prod /* word4 */;
457 __le16 xferq_prod /* word5 */;
458 __le16 xferq_cons /* conn_dpi */;
459 u8 byte3 /* byte3 */;
460 u8 byte4 /* byte4 */;
461 u8 byte5 /* byte5 */;
462 u8 byte6 /* byte6 */;
463 __le32 remain_io /* reg0 */;
464 __le32 reg1 /* reg1 */;
465 __le32 reg2 /* reg2 */;
466 __le32 reg3 /* reg3 */;
467 __le32 reg4 /* reg4 */;
468 __le32 reg5 /* cf_array0 */;
469 __le32 reg6 /* cf_array1 */;
470 __le16 respq_prod /* word7 */;
471 __le16 respq_cons /* word8 */;
472 __le16 word9 /* word9 */;
473 __le16 word10 /* word10 */;
474 __le32 reg7 /* reg7 */;
475 __le32 reg8 /* reg8 */;
479 * The fcoe storm context of Ustorm
481 struct ustorm_fcoe_conn_st_ctx
483 struct regpair respq_pbl_addr /* RespQ Pbl base address */;
484 __le16 num_pages_in_pbl /* Number of RespQ pbl pages (both have same wqe size) */;
485 u8 ptu_log_page_size /* 0-4K, 1-8K, 2-16K, 3-32K... */;
487 __le16 respq_prod /* RespQ producer */;
491 struct e4_tstorm_fcoe_conn_ag_ctx
493 u8 reserved0 /* cdu_validation */;
494 u8 fcoe_state /* state */;
496 #define E4_TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */
497 #define E4_TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0
498 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
499 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
500 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT2_MASK 0x1 /* bit2 */
501 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT2_SHIFT 2
502 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT3_MASK 0x1 /* bit3 */
503 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT3_SHIFT 3
504 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT4_MASK 0x1 /* bit4 */
505 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT4_SHIFT 4
506 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT5_MASK 0x1 /* bit5 */
507 #define E4_TSTORM_FCOE_CONN_AG_CTX_BIT5_SHIFT 5
508 #define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_MASK 0x3 /* timer0cf */
509 #define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_SHIFT 6
511 #define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* timer1cf */
512 #define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 0
513 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */
514 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 2
515 #define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK 0x3 /* timer_stop_all */
516 #define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT 4
517 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */
518 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT 6
520 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */
521 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT 0
522 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */
523 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT 2
524 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF7_MASK 0x3 /* cf7 */
525 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT 4
526 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */
527 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT 6
529 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */
530 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT 0
531 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */
532 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT 2
533 #define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_MASK 0x1 /* cf0en */
534 #define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_SHIFT 4
535 #define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf1en */
536 #define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 5
537 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
538 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 6
539 #define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK 0x1 /* cf3en */
540 #define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT 7
542 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */
543 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT 0
544 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */
545 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT 1
546 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */
547 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT 2
548 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK 0x1 /* cf7en */
549 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT 3
550 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */
551 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT 4
552 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */
553 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT 5
554 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */
555 #define E4_TSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT 6
556 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
557 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 7
559 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
560 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 0
561 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
562 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 1
563 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
564 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 2
565 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
566 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 3
567 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */
568 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT 4
569 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */
570 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT 5
571 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */
572 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT 6
573 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */
574 #define E4_TSTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT 7
575 __le32 reg0 /* reg0 */;
576 __le32 reg1 /* reg1 */;
579 struct e4_ustorm_fcoe_conn_ag_ctx
581 u8 byte0 /* cdu_validation */;
582 u8 byte1 /* state */;
584 #define E4_USTORM_FCOE_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */
585 #define E4_USTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT 0
586 #define E4_USTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
587 #define E4_USTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
588 #define E4_USTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */
589 #define E4_USTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 2
590 #define E4_USTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */
591 #define E4_USTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 4
592 #define E4_USTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */
593 #define E4_USTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 6
595 #define E4_USTORM_FCOE_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */
596 #define E4_USTORM_FCOE_CONN_AG_CTX_CF3_SHIFT 0
597 #define E4_USTORM_FCOE_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */
598 #define E4_USTORM_FCOE_CONN_AG_CTX_CF4_SHIFT 2
599 #define E4_USTORM_FCOE_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */
600 #define E4_USTORM_FCOE_CONN_AG_CTX_CF5_SHIFT 4
601 #define E4_USTORM_FCOE_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */
602 #define E4_USTORM_FCOE_CONN_AG_CTX_CF6_SHIFT 6
604 #define E4_USTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
605 #define E4_USTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 0
606 #define E4_USTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
607 #define E4_USTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 1
608 #define E4_USTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
609 #define E4_USTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 2
610 #define E4_USTORM_FCOE_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */
611 #define E4_USTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT 3
612 #define E4_USTORM_FCOE_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */
613 #define E4_USTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT 4
614 #define E4_USTORM_FCOE_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */
615 #define E4_USTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT 5
616 #define E4_USTORM_FCOE_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */
617 #define E4_USTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT 6
618 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
619 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 7
621 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
622 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 0
623 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
624 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 1
625 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
626 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 2
627 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
628 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 3
629 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */
630 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT 4
631 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */
632 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT 5
633 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */
634 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT 6
635 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */
636 #define E4_USTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT 7
637 u8 byte2 /* byte2 */;
638 u8 byte3 /* byte3 */;
639 __le16 word0 /* conn_dpi */;
640 __le16 word1 /* word1 */;
641 __le32 reg0 /* reg0 */;
642 __le32 reg1 /* reg1 */;
643 __le32 reg2 /* reg2 */;
644 __le32 reg3 /* reg3 */;
645 __le16 word2 /* word2 */;
646 __le16 word3 /* word3 */;
650 * The fcoe storm context of Tstorm
652 struct tstorm_fcoe_conn_st_ctx
654 __le16 stat_ram_addr /* Statistics ram adderss */;
655 __le16 rx_max_fc_payload_len /* Max rx fc payload length. provided in ramrod */;
656 __le16 e_d_tov_val /* E_D_TOV value negotiated during PLOGI (in msec) */;
658 #define TSTORM_FCOE_CONN_ST_CTX_INC_SEQ_CNT_MASK 0x1 /* Does the target support increment sequence counter */
659 #define TSTORM_FCOE_CONN_ST_CTX_INC_SEQ_CNT_SHIFT 0
660 #define TSTORM_FCOE_CONN_ST_CTX_SUPPORT_CONF_MASK 0x1 /* Does the connection support CONF REQ transmission */
661 #define TSTORM_FCOE_CONN_ST_CTX_SUPPORT_CONF_SHIFT 1
662 #define TSTORM_FCOE_CONN_ST_CTX_DEF_Q_IDX_MASK 0x3F /* Default queue index the connection associated to */
663 #define TSTORM_FCOE_CONN_ST_CTX_DEF_Q_IDX_SHIFT 2
664 u8 timers_cleanup_invocation_cnt /* This variable is incremented each time the tStorm handler for timers cleanup is invoked within the same timers cleanup flow */;
666 __le32 dstMacAddressBytes0To3 /* destination MAC address: Bytes 0-3. */;
667 __le16 dstMacAddressBytes4To5 /* destination MAC address: Bytes 4-5. */;
668 __le16 ramrodEcho /* Saved ramrod echo - needed for 2nd round of terminate_conn (flush Q0) */;
670 #define TSTORM_FCOE_CONN_ST_CTX_MODE_MASK 0x3 /* Indicate the mode of the connection: Target or Initiator, use enum fcoe_mode_type */
671 #define TSTORM_FCOE_CONN_ST_CTX_MODE_SHIFT 0
672 #define TSTORM_FCOE_CONN_ST_CTX_RESERVED_MASK 0x3F
673 #define TSTORM_FCOE_CONN_ST_CTX_RESERVED_SHIFT 2
674 u8 q_relative_offset /* CQ, RQ and CMDQ relative offset for connection */;
675 u8 bdq_resource_id /* The BDQ resource ID to which this function is mapped */;
676 u8 reserved0[5] /* Alignment to 128b */;
679 struct e4_mstorm_fcoe_conn_ag_ctx
681 u8 byte0 /* cdu_validation */;
682 u8 byte1 /* state */;
684 #define E4_MSTORM_FCOE_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */
685 #define E4_MSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT 0
686 #define E4_MSTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
687 #define E4_MSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
688 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */
689 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 2
690 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */
691 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 4
692 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */
693 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 6
695 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
696 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 0
697 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
698 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 1
699 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
700 #define E4_MSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 2
701 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
702 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 3
703 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
704 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 4
705 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
706 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 5
707 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
708 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 6
709 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
710 #define E4_MSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 7
711 __le16 word0 /* word0 */;
712 __le16 word1 /* word1 */;
713 __le32 reg0 /* reg0 */;
714 __le32 reg1 /* reg1 */;
718 * Fast path part of the fcoe storm context of Mstorm
720 struct fcoe_mstorm_fcoe_conn_st_ctx_fp
722 __le16 xfer_prod /* XferQ producer */;
725 #define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_SUPPORT_PROTECTION_MASK 0x1 /* Does this connection support protection (if couple of GOS share this connection it is enough that one of them support protection) */
726 #define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_SUPPORT_PROTECTION_SHIFT 0
727 #define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_VALID_MASK 0x1 /* Are we in protection perf mode (there is only one protection mode for this connection and we manage to create mss that contain fixed amount of protection segment and we are only restrict by the target limitation and not line mss †this is critical since if line mss restrict us we can’t rely on this size †it depends on vlan num) */
728 #define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_VALID_SHIFT 1
729 #define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_RESERVED0_MASK 0x3F
730 #define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_RESERVED0_SHIFT 2
731 u8 q_relative_offset /* CQ, RQ and CMDQ relative offset for connection */;
736 * Non fast path part of the fcoe storm context of Mstorm
738 struct fcoe_mstorm_fcoe_conn_st_ctx_non_fp
740 __le16 conn_id /* Driver connection ID. To be used by slowpaths to fill EQ placement params */;
741 __le16 stat_ram_addr /* Statistics ram adderss */;
742 __le16 num_pages_in_pbl /* Number of XferQ/RespQ pbl pages (both have same wqe size) */;
743 u8 ptu_log_page_size /* 0-4K, 1-8K, 2-16K, 3-32K... */;
745 __le16 unsolicited_cq_count /* Counts number of CQs done due to unsolicited packets on this connection */;
746 __le16 cmdq_count /* Counts number of CMDQs done on this connection */;
747 u8 bdq_resource_id /* BDQ Resource ID */;
748 u8 reserved0[3] /* Padding bytes for 2nd RegPair */;
749 struct regpair xferq_pbl_addr /* XferQ Pbl base address */;
750 struct regpair reserved1;
751 struct regpair reserved2[3];
755 * The fcoe storm context of Mstorm
757 struct mstorm_fcoe_conn_st_ctx
759 struct fcoe_mstorm_fcoe_conn_st_ctx_fp fp /* Fast path part of the fcoe storm context of Mstorm */;
760 struct fcoe_mstorm_fcoe_conn_st_ctx_non_fp non_fp /* Non fast path part of the fcoe storm context of Mstorm */;
764 * fcoe connection context
766 struct fcoe_conn_context
768 struct ystorm_fcoe_conn_st_ctx ystorm_st_context /* ystorm storm context */;
769 struct pstorm_fcoe_conn_st_ctx pstorm_st_context /* pstorm storm context */;
770 struct regpair pstorm_st_padding[2] /* padding */;
771 struct xstorm_fcoe_conn_st_ctx xstorm_st_context /* xstorm storm context */;
772 struct e4_xstorm_fcoe_conn_ag_ctx xstorm_ag_context /* xstorm aggregative context */;
773 struct regpair xstorm_ag_padding[6] /* padding */;
774 struct ustorm_fcoe_conn_st_ctx ustorm_st_context /* ustorm storm context */;
775 struct regpair ustorm_st_padding[2] /* padding */;
776 struct e4_tstorm_fcoe_conn_ag_ctx tstorm_ag_context /* tstorm aggregative context */;
777 struct regpair tstorm_ag_padding[2] /* padding */;
778 struct timers_context timer_context /* timer context */;
779 struct e4_ustorm_fcoe_conn_ag_ctx ustorm_ag_context /* ustorm aggregative context */;
780 struct tstorm_fcoe_conn_st_ctx tstorm_st_context /* tstorm storm context */;
781 struct e4_mstorm_fcoe_conn_ag_ctx mstorm_ag_context /* mstorm aggregative context */;
782 struct mstorm_fcoe_conn_st_ctx mstorm_st_context /* mstorm storm context */;
787 * FCoE connection offload params passed by driver to FW in FCoE offload ramrod
789 struct fcoe_conn_offload_ramrod_params
791 struct fcoe_conn_offload_ramrod_data offload_ramrod_data;
796 * FCoE connection terminate params passed by driver to FW in FCoE terminate conn ramrod
798 struct fcoe_conn_terminate_ramrod_params
800 struct fcoe_conn_terminate_ramrod_data terminate_ramrod_data;
809 FCOE_EVENT_INIT_FUNC /* Slowpath completion on INIT_FUNC ramrod */,
810 FCOE_EVENT_DESTROY_FUNC /* Slowpath completion on DESTROY_FUNC ramrod */,
811 FCOE_EVENT_STAT_FUNC /* Slowpath completion on STAT_FUNC ramrod */,
812 FCOE_EVENT_OFFLOAD_CONN /* Slowpath completion on OFFLOAD_CONN ramrod */,
813 FCOE_EVENT_TERMINATE_CONN /* Slowpath completion on TERMINATE_CONN ramrod */,
814 FCOE_EVENT_ERROR /* Error event */,
820 * FCoE init params passed by driver to FW in FCoE init ramrod
822 struct fcoe_init_ramrod_params
824 struct fcoe_init_func_ramrod_data init_ramrod_data;
831 * FCoE ramrod Command IDs
833 enum fcoe_ramrod_cmd_id
835 FCOE_RAMROD_CMD_ID_INIT_FUNC /* FCoE function init ramrod */,
836 FCOE_RAMROD_CMD_ID_DESTROY_FUNC /* FCoE function destroy ramrod */,
837 FCOE_RAMROD_CMD_ID_STAT_FUNC /* FCoE statistics ramrod */,
838 FCOE_RAMROD_CMD_ID_OFFLOAD_CONN /* FCoE connection offload ramrod */,
839 FCOE_RAMROD_CMD_ID_TERMINATE_CONN /* FCoE connection offload ramrod. Command ID known only to FW and VBD */,
840 MAX_FCOE_RAMROD_CMD_ID
845 * FCoE statistics params buffer passed by driver to FW in FCoE statistics ramrod
847 struct fcoe_stat_ramrod_params
849 struct fcoe_stat_ramrod_data stat_ramrod_data;
867 struct e4_ystorm_fcoe_conn_ag_ctx
869 u8 byte0 /* cdu_validation */;
870 u8 byte1 /* state */;
872 #define E4_YSTORM_FCOE_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */
873 #define E4_YSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT 0
874 #define E4_YSTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
875 #define E4_YSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
876 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */
877 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 2
878 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */
879 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 4
880 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */
881 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 6
883 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
884 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 0
885 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
886 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 1
887 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
888 #define E4_YSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 2
889 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
890 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 3
891 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
892 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 4
893 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
894 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 5
895 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
896 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 6
897 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
898 #define E4_YSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 7
899 u8 byte2 /* byte2 */;
900 u8 byte3 /* byte3 */;
901 __le16 word0 /* word0 */;
902 __le32 reg0 /* reg0 */;
903 __le32 reg1 /* reg1 */;
904 __le16 word1 /* word1 */;
905 __le16 word2 /* word2 */;
906 __le16 word3 /* word3 */;
907 __le16 word4 /* word4 */;
908 __le32 reg2 /* reg2 */;
909 __le32 reg3 /* reg3 */;
913 struct e5_mstorm_fcoe_conn_ag_ctx
915 u8 byte0 /* cdu_validation */;
916 u8 byte1 /* state_and_core_id */;
918 #define E5_MSTORM_FCOE_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */
919 #define E5_MSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT 0
920 #define E5_MSTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
921 #define E5_MSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
922 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */
923 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 2
924 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */
925 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 4
926 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */
927 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 6
929 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
930 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 0
931 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
932 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 1
933 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
934 #define E5_MSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 2
935 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
936 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 3
937 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
938 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 4
939 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
940 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 5
941 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
942 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 6
943 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
944 #define E5_MSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 7
945 __le16 word0 /* word0 */;
946 __le16 word1 /* word1 */;
947 __le32 reg0 /* reg0 */;
948 __le32 reg1 /* reg1 */;
952 struct e5_tstorm_fcoe_conn_ag_ctx
954 u8 reserved0 /* cdu_validation */;
955 u8 state_and_core_id /* state_and_core_id */;
957 #define E5_TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */
958 #define E5_TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0
959 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
960 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
961 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT2_MASK 0x1 /* bit2 */
962 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT2_SHIFT 2
963 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT3_MASK 0x1 /* bit3 */
964 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT3_SHIFT 3
965 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT4_MASK 0x1 /* bit4 */
966 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT4_SHIFT 4
967 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT5_MASK 0x1 /* bit5 */
968 #define E5_TSTORM_FCOE_CONN_AG_CTX_BIT5_SHIFT 5
969 #define E5_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_MASK 0x3 /* timer0cf */
970 #define E5_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_SHIFT 6
972 #define E5_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* timer1cf */
973 #define E5_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 0
974 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */
975 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 2
976 #define E5_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK 0x3 /* timer_stop_all */
977 #define E5_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT 4
978 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */
979 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT 6
981 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */
982 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT 0
983 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */
984 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT 2
985 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF7_MASK 0x3 /* cf7 */
986 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT 4
987 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */
988 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT 6
990 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */
991 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT 0
992 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */
993 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT 2
994 #define E5_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_MASK 0x1 /* cf0en */
995 #define E5_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_SHIFT 4
996 #define E5_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf1en */
997 #define E5_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 5
998 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
999 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 6
1000 #define E5_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK 0x1 /* cf3en */
1001 #define E5_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT 7
1003 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */
1004 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT 0
1005 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */
1006 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT 1
1007 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */
1008 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT 2
1009 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK 0x1 /* cf7en */
1010 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT 3
1011 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */
1012 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT 4
1013 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */
1014 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT 5
1015 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */
1016 #define E5_TSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT 6
1017 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
1018 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 7
1020 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
1021 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 0
1022 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
1023 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 1
1024 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
1025 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 2
1026 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
1027 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 3
1028 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */
1029 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT 4
1030 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */
1031 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT 5
1032 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */
1033 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT 6
1034 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */
1035 #define E5_TSTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT 7
1037 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit6 */
1038 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED1_SHIFT 0
1039 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit7 */
1040 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED2_SHIFT 1
1041 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED3_MASK 0x1 /* bit8 */
1042 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED3_SHIFT 2
1043 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf11 */
1044 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED4_SHIFT 3
1045 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf11en */
1046 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED5_SHIFT 5
1047 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* rule9en */
1048 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED6_SHIFT 6
1049 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED7_MASK 0x1 /* rule10en */
1050 #define E5_TSTORM_FCOE_CONN_AG_CTX_E4_RESERVED7_SHIFT 7
1051 u8 byte2 /* byte2 */;
1052 __le16 word0 /* word0 */;
1053 __le32 reg0 /* reg0 */;
1057 struct e5_ustorm_fcoe_conn_ag_ctx
1059 u8 byte0 /* cdu_validation */;
1060 u8 byte1 /* state_and_core_id */;
1062 #define E5_USTORM_FCOE_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */
1063 #define E5_USTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT 0
1064 #define E5_USTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
1065 #define E5_USTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
1066 #define E5_USTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */
1067 #define E5_USTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 2
1068 #define E5_USTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */
1069 #define E5_USTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 4
1070 #define E5_USTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */
1071 #define E5_USTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 6
1073 #define E5_USTORM_FCOE_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */
1074 #define E5_USTORM_FCOE_CONN_AG_CTX_CF3_SHIFT 0
1075 #define E5_USTORM_FCOE_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */
1076 #define E5_USTORM_FCOE_CONN_AG_CTX_CF4_SHIFT 2
1077 #define E5_USTORM_FCOE_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */
1078 #define E5_USTORM_FCOE_CONN_AG_CTX_CF5_SHIFT 4
1079 #define E5_USTORM_FCOE_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */
1080 #define E5_USTORM_FCOE_CONN_AG_CTX_CF6_SHIFT 6
1082 #define E5_USTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
1083 #define E5_USTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 0
1084 #define E5_USTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
1085 #define E5_USTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 1
1086 #define E5_USTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
1087 #define E5_USTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 2
1088 #define E5_USTORM_FCOE_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */
1089 #define E5_USTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT 3
1090 #define E5_USTORM_FCOE_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */
1091 #define E5_USTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT 4
1092 #define E5_USTORM_FCOE_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */
1093 #define E5_USTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT 5
1094 #define E5_USTORM_FCOE_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */
1095 #define E5_USTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT 6
1096 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
1097 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 7
1099 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
1100 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 0
1101 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
1102 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 1
1103 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
1104 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 2
1105 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
1106 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 3
1107 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */
1108 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT 4
1109 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */
1110 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT 5
1111 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */
1112 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT 6
1113 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */
1114 #define E5_USTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT 7
1116 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit2 */
1117 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED1_SHIFT 0
1118 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit3 */
1119 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED2_SHIFT 1
1120 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED3_MASK 0x3 /* cf7 */
1121 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED3_SHIFT 2
1122 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf8 */
1123 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED4_SHIFT 4
1124 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf7en */
1125 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED5_SHIFT 6
1126 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* cf8en */
1127 #define E5_USTORM_FCOE_CONN_AG_CTX_E4_RESERVED6_SHIFT 7
1128 u8 byte2 /* byte2 */;
1129 __le16 word0 /* conn_dpi */;
1130 __le16 word1 /* word1 */;
1131 __le32 reg0 /* reg0 */;
1132 __le32 reg1 /* reg1 */;
1133 __le32 reg2 /* reg2 */;
1134 __le32 reg3 /* reg3 */;
1135 __le16 word2 /* word2 */;
1136 __le16 word3 /* word3 */;
1140 struct e5_xstorm_fcoe_conn_ag_ctx
1142 u8 reserved0 /* cdu_validation */;
1143 u8 state_and_core_id /* state_and_core_id */;
1145 #define E5_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */
1146 #define E5_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0
1147 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED1_MASK 0x1 /* exist_in_qm1 */
1148 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED1_SHIFT 1
1149 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED2_MASK 0x1 /* exist_in_qm2 */
1150 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED2_SHIFT 2
1151 #define E5_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */
1152 #define E5_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT 3
1153 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED3_MASK 0x1 /* bit4 */
1154 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED3_SHIFT 4
1155 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED4_MASK 0x1 /* cf_array_active */
1156 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED4_SHIFT 5
1157 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED5_MASK 0x1 /* bit6 */
1158 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED5_SHIFT 6
1159 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED6_MASK 0x1 /* bit7 */
1160 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED6_SHIFT 7
1162 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED7_MASK 0x1 /* bit8 */
1163 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED7_SHIFT 0
1164 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED8_MASK 0x1 /* bit9 */
1165 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED8_SHIFT 1
1166 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED9_MASK 0x1 /* bit10 */
1167 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED9_SHIFT 2
1168 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT11_MASK 0x1 /* bit11 */
1169 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT11_SHIFT 3
1170 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT12_MASK 0x1 /* bit12 */
1171 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT12_SHIFT 4
1172 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT13_MASK 0x1 /* bit13 */
1173 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT13_SHIFT 5
1174 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT14_MASK 0x1 /* bit14 */
1175 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT14_SHIFT 6
1176 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT15_MASK 0x1 /* bit15 */
1177 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT15_SHIFT 7
1179 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */
1180 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 0
1181 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */
1182 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 2
1183 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */
1184 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 4
1185 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */
1186 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF3_SHIFT 6
1188 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */
1189 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT 0
1190 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */
1191 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT 2
1192 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */
1193 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT 4
1194 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF7_MASK 0x3 /* cf7 */
1195 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT 6
1197 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */
1198 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT 0
1199 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */
1200 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT 2
1201 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */
1202 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT 4
1203 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF11_MASK 0x3 /* cf11 */
1204 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF11_SHIFT 6
1206 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF12_MASK 0x3 /* cf12 */
1207 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF12_SHIFT 0
1208 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF13_MASK 0x3 /* cf13 */
1209 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF13_SHIFT 2
1210 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF14_MASK 0x3 /* cf14 */
1211 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF14_SHIFT 4
1212 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF15_MASK 0x3 /* cf15 */
1213 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF15_SHIFT 6
1215 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF16_MASK 0x3 /* cf16 */
1216 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF16_SHIFT 0
1217 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF17_MASK 0x3 /* cf_array_cf */
1218 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF17_SHIFT 2
1219 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF18_MASK 0x3 /* cf18 */
1220 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF18_SHIFT 4
1221 #define E5_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_MASK 0x3 /* cf19 */
1222 #define E5_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_SHIFT 6
1224 #define E5_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_MASK 0x3 /* cf20 */
1225 #define E5_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_SHIFT 0
1226 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED10_MASK 0x3 /* cf21 */
1227 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED10_SHIFT 2
1228 #define E5_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_MASK 0x3 /* cf22 */
1229 #define E5_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_SHIFT 4
1230 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
1231 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 6
1232 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
1233 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 7
1235 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
1236 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 0
1237 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */
1238 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT 1
1239 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */
1240 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT 2
1241 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */
1242 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT 3
1243 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */
1244 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT 4
1245 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK 0x1 /* cf7en */
1246 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT 5
1247 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */
1248 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT 6
1249 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */
1250 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT 7
1252 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */
1253 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT 0
1254 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF11EN_MASK 0x1 /* cf11en */
1255 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF11EN_SHIFT 1
1256 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF12EN_MASK 0x1 /* cf12en */
1257 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF12EN_SHIFT 2
1258 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF13EN_MASK 0x1 /* cf13en */
1259 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF13EN_SHIFT 3
1260 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF14EN_MASK 0x1 /* cf14en */
1261 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF14EN_SHIFT 4
1262 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF15EN_MASK 0x1 /* cf15en */
1263 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF15EN_SHIFT 5
1264 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF16EN_MASK 0x1 /* cf16en */
1265 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF16EN_SHIFT 6
1266 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF17EN_MASK 0x1 /* cf_array_cf_en */
1267 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF17EN_SHIFT 7
1269 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF18EN_MASK 0x1 /* cf18en */
1270 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF18EN_SHIFT 0
1271 #define E5_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_MASK 0x1 /* cf19en */
1272 #define E5_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_SHIFT 1
1273 #define E5_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_MASK 0x1 /* cf20en */
1274 #define E5_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT 2
1275 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED11_MASK 0x1 /* cf21en */
1276 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED11_SHIFT 3
1277 #define E5_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_MASK 0x1 /* cf22en */
1278 #define E5_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT 4
1279 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF23EN_MASK 0x1 /* cf23en */
1280 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF23EN_SHIFT 5
1281 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED12_MASK 0x1 /* rule0en */
1282 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED12_SHIFT 6
1283 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED13_MASK 0x1 /* rule1en */
1284 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED13_SHIFT 7
1286 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED14_MASK 0x1 /* rule2en */
1287 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED14_SHIFT 0
1288 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED15_MASK 0x1 /* rule3en */
1289 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED15_SHIFT 1
1290 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED16_MASK 0x1 /* rule4en */
1291 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESERVED16_SHIFT 2
1292 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */
1293 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT 3
1294 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */
1295 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT 4
1296 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */
1297 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT 5
1298 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_MASK 0x1 /* rule8en */
1299 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_SHIFT 6
1300 #define E5_XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_MASK 0x1 /* rule9en */
1301 #define E5_XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_SHIFT 7
1303 #define E5_XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_MASK 0x1 /* rule10en */
1304 #define E5_XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_SHIFT 0
1305 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE11EN_MASK 0x1 /* rule11en */
1306 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE11EN_SHIFT 1
1307 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_MASK 0x1 /* rule12en */
1308 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_SHIFT 2
1309 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_MASK 0x1 /* rule13en */
1310 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_SHIFT 3
1311 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE14EN_MASK 0x1 /* rule14en */
1312 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE14EN_SHIFT 4
1313 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE15EN_MASK 0x1 /* rule15en */
1314 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE15EN_SHIFT 5
1315 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE16EN_MASK 0x1 /* rule16en */
1316 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE16EN_SHIFT 6
1317 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE17EN_MASK 0x1 /* rule17en */
1318 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE17EN_SHIFT 7
1320 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_MASK 0x1 /* rule18en */
1321 #define E5_XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_SHIFT 0
1322 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE19EN_MASK 0x1 /* rule19en */
1323 #define E5_XSTORM_FCOE_CONN_AG_CTX_RULE19EN_SHIFT 1
1324 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_MASK 0x1 /* rule20en */
1325 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_SHIFT 2
1326 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_MASK 0x1 /* rule21en */
1327 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_SHIFT 3
1328 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_MASK 0x1 /* rule22en */
1329 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_SHIFT 4
1330 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_MASK 0x1 /* rule23en */
1331 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_SHIFT 5
1332 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_MASK 0x1 /* rule24en */
1333 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_SHIFT 6
1334 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_MASK 0x1 /* rule25en */
1335 #define E5_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_SHIFT 7
1337 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT16_MASK 0x1 /* bit16 */
1338 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT16_SHIFT 0
1339 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT17_MASK 0x1 /* bit17 */
1340 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT17_SHIFT 1
1341 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT18_MASK 0x1 /* bit18 */
1342 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT18_SHIFT 2
1343 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT19_MASK 0x1 /* bit19 */
1344 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT19_SHIFT 3
1345 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT20_MASK 0x1 /* bit20 */
1346 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT20_SHIFT 4
1347 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT21_MASK 0x1 /* bit21 */
1348 #define E5_XSTORM_FCOE_CONN_AG_CTX_BIT21_SHIFT 5
1349 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF23_MASK 0x3 /* cf23 */
1350 #define E5_XSTORM_FCOE_CONN_AG_CTX_CF23_SHIFT 6
1351 u8 byte2 /* byte2 */;
1352 __le16 physical_q0 /* physical_q0 */;
1353 __le16 word1 /* physical_q1 */;
1354 __le16 word2 /* physical_q2 */;
1355 __le16 sq_cons /* word3 */;
1356 __le16 sq_prod /* word4 */;
1357 __le16 xferq_prod /* word5 */;
1358 __le16 xferq_cons /* conn_dpi */;
1359 u8 byte3 /* byte3 */;
1360 u8 byte4 /* byte4 */;
1361 u8 byte5 /* byte5 */;
1362 u8 byte6 /* byte6 */;
1363 __le32 remain_io /* reg0 */;
1364 __le32 reg1 /* reg1 */;
1365 __le32 reg2 /* reg2 */;
1366 __le32 reg3 /* reg3 */;
1367 __le32 reg4 /* reg4 */;
1368 __le32 reg5 /* cf_array0 */;
1369 __le32 reg6 /* cf_array1 */;
1371 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit22 */
1372 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED1_SHIFT 0
1373 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit23 */
1374 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED2_SHIFT 1
1375 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED3_MASK 0x1 /* bit24 */
1376 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED3_SHIFT 2
1377 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf24 */
1378 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED4_SHIFT 3
1379 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf24en */
1380 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED5_SHIFT 5
1381 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* rule26en */
1382 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED6_SHIFT 6
1383 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED7_MASK 0x1 /* rule27en */
1384 #define E5_XSTORM_FCOE_CONN_AG_CTX_E4_RESERVED7_SHIFT 7
1385 u8 byte7 /* byte7 */;
1386 __le16 respq_prod /* word7 */;
1387 __le16 respq_cons /* word8 */;
1388 __le16 word9 /* word9 */;
1389 __le16 word10 /* word10 */;
1390 __le16 word11 /* word11 */;
1391 __le32 reg7 /* reg7 */;
1395 struct e5_ystorm_fcoe_conn_ag_ctx
1397 u8 byte0 /* cdu_validation */;
1398 u8 byte1 /* state_and_core_id */;
1400 #define E5_YSTORM_FCOE_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */
1401 #define E5_YSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT 0
1402 #define E5_YSTORM_FCOE_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */
1403 #define E5_YSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT 1
1404 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */
1405 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT 2
1406 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */
1407 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT 4
1408 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */
1409 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT 6
1411 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */
1412 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT 0
1413 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */
1414 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT 1
1415 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */
1416 #define E5_YSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT 2
1417 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */
1418 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT 3
1419 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */
1420 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT 4
1421 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */
1422 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT 5
1423 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */
1424 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT 6
1425 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */
1426 #define E5_YSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT 7
1427 u8 byte2 /* byte2 */;
1428 u8 byte3 /* byte3 */;
1429 __le16 word0 /* word0 */;
1430 __le32 reg0 /* reg0 */;
1431 __le32 reg1 /* reg1 */;
1432 __le16 word1 /* word1 */;
1433 __le16 word2 /* word2 */;
1434 __le16 word3 /* word3 */;
1435 __le16 word4 /* word4 */;
1436 __le32 reg2 /* reg2 */;
1437 __le32 reg3 /* reg3 */;
1440 #endif /* __ECORE_HSI_FCOE__ */