2 * SPDX-License-Identifier: BSD-2-Clause-FreeBSD
4 * Copyright (c) 2011-2013 Qlogic Corporation
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in the
15 * documentation and/or other materials provided with the distribution.
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
18 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
21 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
24 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
25 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
26 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
27 * POSSIBILITY OF SUCH DAMAGE.
33 * Author : David C Somayajulu, Qlogic Corporation, Aliso Viejo, CA 92656.
35 #ifndef _QLA_INLINE_H_
36 #define _QLA_INLINE_H_
39 * Function: qla_hw_reset
41 static __inline void qla_hw_reset(qla_host_t *ha)
43 WRITE_OFFSET32(ha, Q8_ASIC_RESET, 0xFFFFFFFF);
46 #define QL8_SEMLOCK_TIMEOUT 1000/* QLA8020 Semaphore Lock Timeout 10ms */
49 * Inline functions for hardware semaphores
54 * Function: Locks one of the semaphore registers (semaphore 2,3,5 & 7)
55 * If the id_reg is valid, then id_val is written into it.
56 * This is for debugging purpose
57 * Returns: 0 on success; otherwise its failed.
60 qla_sem_lock(qla_host_t *ha, uint32_t sem_reg, uint32_t id_reg, uint32_t id_val)
62 int count = QL8_SEMLOCK_TIMEOUT;
65 if ((READ_REG32(ha, sem_reg) & SEM_LOCK_BIT))
71 qla_mdelay(__func__, 10);
74 WRITE_OFFSET32(ha, id_reg, id_val);
80 * Name: qla_sem_unlock
81 * Function: Unlocks the semaphore registers (semaphore 2,3,5 & 7)
82 * previously locked by qla_sem_lock()
85 qla_sem_unlock(qla_host_t *ha, uint32_t sem_reg)
87 READ_REG32(ha, sem_reg);
91 qla_get_ifq_snd_maxlen(qla_host_t *ha)
93 return((NUM_TX_DESCRIPTORS - 1));
96 static __inline uint32_t
97 qla_get_optics(qla_host_t *ha)
101 link_speed = READ_REG32(ha, Q8_LINK_SPEED_0);
102 if (ha->pci_func == 0)
103 link_speed = link_speed & 0xFF;
105 link_speed = (link_speed >> 8) & 0xFF;
107 switch (link_speed) {
109 link_speed = IFM_100_FX;
113 link_speed = IFM_1000_SX;
117 link_speed = (IFM_10G_LR | IFM_10G_SR);
124 static __inline uint8_t *
125 qla_get_mac_addr(qla_host_t *ha)
127 return (ha->hw.mac_addr);
131 qla_read_mac_addr(qla_host_t *ha)
133 uint32_t mac_crb_addr;
138 mac_crb_addr = Q8_CRB_MAC_BLOCK_START +
139 (((ha->pci_func >> 1) * 3) << 2) + ((ha->pci_func & 0x01) << 2);
141 mac_lo = READ_REG32(ha, mac_crb_addr);
142 mac_hi = READ_REG32(ha, (mac_crb_addr + 0x4));
144 if (ha->pci_func & 0x01) {
145 mac_lo = mac_lo >> 16;
147 macp = (uint8_t *)&mac_lo;
149 ha->hw.mac_addr[5] = macp[0];
150 ha->hw.mac_addr[4] = macp[1];
152 macp = (uint8_t *)&mac_hi;
154 ha->hw.mac_addr[3] = macp[0];
155 ha->hw.mac_addr[2] = macp[1];
156 ha->hw.mac_addr[1] = macp[2];
157 ha->hw.mac_addr[0] = macp[3];
159 macp = (uint8_t *)&mac_lo;
161 ha->hw.mac_addr[5] = macp[0];
162 ha->hw.mac_addr[4] = macp[1];
163 ha->hw.mac_addr[3] = macp[2];
164 ha->hw.mac_addr[2] = macp[3];
166 macp = (uint8_t *)&mac_hi;
168 ha->hw.mac_addr[1] = macp[0];
169 ha->hw.mac_addr[0] = macp[1];
175 qla_set_hw_rcv_desc(qla_host_t *ha, uint32_t ridx, uint32_t index,
176 uint32_t handle, bus_addr_t paddr, uint32_t buf_size)
178 q80_recv_desc_t *rcv_desc;
180 rcv_desc = (q80_recv_desc_t *)ha->hw.dma_buf.rds_ring[ridx].dma_b;
184 rcv_desc->handle = (uint16_t)handle;
185 rcv_desc->buf_size = buf_size;
186 rcv_desc->buf_addr = paddr;
192 qla_init_hw_rcv_descriptors(qla_host_t *ha, uint32_t ridx)
194 if (ridx == RDS_RING_INDEX_NORMAL)
195 bzero((void *)ha->hw.dma_buf.rds_ring[ridx].dma_b,
196 (sizeof(q80_recv_desc_t) * NUM_RX_DESCRIPTORS));
197 else if (ridx == RDS_RING_INDEX_JUMBO)
198 bzero((void *)ha->hw.dma_buf.rds_ring[ridx].dma_b,
199 (sizeof(q80_recv_desc_t) * NUM_RX_JUMBO_DESCRIPTORS));
201 QL_ASSERT(0, ("%s: invalid rds index [%d]\n", __func__, ridx));
205 qla_lock(qla_host_t *ha, const char *str)
208 mtx_lock(&ha->hw_lock);
209 if (!ha->hw_lock_held) {
210 ha->hw_lock_held = 1;
212 mtx_unlock(&ha->hw_lock);
215 mtx_unlock(&ha->hw_lock);
216 qla_mdelay(__func__, 1);
222 qla_unlock(qla_host_t *ha, const char *str)
224 mtx_lock(&ha->hw_lock);
225 ha->hw_lock_held = 0;
226 ha->qla_unlock = str;
227 mtx_unlock(&ha->hw_lock);
230 #endif /* #ifndef _QLA_INLINE_H_ */