2 * Copyright (c) 2015 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
31 #include <sys/cdefs.h>
32 __FBSDID("$FreeBSD$");
40 static __checkReturn efx_rc_t
41 efx_mcdi_get_rxdp_config(
43 __out uint32_t *end_paddingp)
46 uint8_t payload[MAX(MC_CMD_GET_RXDP_CONFIG_IN_LEN,
47 MC_CMD_GET_RXDP_CONFIG_OUT_LEN)];
51 memset(payload, 0, sizeof (payload));
52 req.emr_cmd = MC_CMD_GET_RXDP_CONFIG;
53 req.emr_in_buf = payload;
54 req.emr_in_length = MC_CMD_GET_RXDP_CONFIG_IN_LEN;
55 req.emr_out_buf = payload;
56 req.emr_out_length = MC_CMD_GET_RXDP_CONFIG_OUT_LEN;
58 efx_mcdi_execute(enp, &req);
59 if (req.emr_rc != 0) {
64 if (MCDI_OUT_DWORD_FIELD(req, GET_RXDP_CONFIG_OUT_DATA,
65 GET_RXDP_CONFIG_OUT_PAD_HOST_DMA) == 0) {
66 /* RX DMA end padding is disabled */
69 switch(MCDI_OUT_DWORD_FIELD(req, GET_RXDP_CONFIG_OUT_DATA,
70 GET_RXDP_CONFIG_OUT_PAD_HOST_LEN)) {
71 case MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_64:
74 case MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_128:
77 case MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_256:
86 *end_paddingp = end_padding;
93 EFSYS_PROBE1(fail1, efx_rc_t, rc);
98 static __checkReturn efx_rc_t
99 medford_nic_get_required_pcie_bandwidth(
101 __out uint32_t *bandwidth_mbpsp)
104 uint32_t current_mode;
108 if ((rc = efx_mcdi_get_port_modes(enp, &port_modes,
109 ¤t_mode)) != 0) {
110 /* No port mode info available. */
115 if ((rc = ef10_nic_get_port_mode_bandwidth(current_mode,
120 *bandwidth_mbpsp = bandwidth;
125 EFSYS_PROBE1(fail1, efx_rc_t, rc);
130 __checkReturn efx_rc_t
134 efx_mcdi_iface_t *emip = &(enp->en_mcdi.em_emip);
135 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
136 uint8_t mac_addr[6] = { 0 };
137 uint32_t board_type = 0;
138 ef10_link_state_t els;
139 efx_port_t *epp = &(enp->en_port);
146 uint32_t end_padding;
151 * FIXME: Likely to be incomplete and incorrect.
152 * Parts of this should be shared with Huntington.
155 if ((rc = efx_mcdi_get_port_assignment(enp, &port)) != 0)
159 * NOTE: The MCDI protocol numbers ports from zero.
160 * The common code MCDI interface numbers ports from one.
162 emip->emi_port = port + 1;
164 if ((rc = ef10_external_port_mapping(enp, port,
165 &encp->enc_external_port)) != 0)
169 * Get PCIe function number from firmware (used for
170 * per-function privilege and dynamic config info).
171 * - PCIe PF: pf = PF number, vf = 0xffff.
172 * - PCIe VF: pf = parent PF, vf = VF number.
174 if ((rc = efx_mcdi_get_function_info(enp, &pf, &vf)) != 0)
180 /* MAC address for this function */
181 if (EFX_PCI_FUNCTION_IS_PF(encp)) {
182 rc = efx_mcdi_get_mac_address_pf(enp, mac_addr);
183 if ((rc == 0) && (mac_addr[0] & 0x02)) {
185 * If the static config does not include a global MAC
186 * address pool then the board may return a locally
187 * administered MAC address (this should only happen on
188 * incorrectly programmed boards).
193 rc = efx_mcdi_get_mac_address_vf(enp, mac_addr);
198 EFX_MAC_ADDR_COPY(encp->enc_mac_addr, mac_addr);
200 /* Board configuration */
201 rc = efx_mcdi_get_board_cfg(enp, &board_type, NULL, NULL);
203 /* Unprivileged functions may not be able to read board cfg */
210 encp->enc_board_type = board_type;
211 encp->enc_clk_mult = 1; /* not used for Medford */
213 /* Fill out fields in enp->en_port and enp->en_nic_cfg from MCDI */
214 if ((rc = efx_mcdi_get_phy_cfg(enp)) != 0)
217 /* Obtain the default PHY advertised capabilities */
218 if ((rc = ef10_phy_get_link(enp, &els)) != 0)
220 epp->ep_default_adv_cap_mask = els.els_adv_cap_mask;
221 epp->ep_adv_cap_mask = els.els_adv_cap_mask;
223 if (EFX_PCI_FUNCTION_IS_VF(encp)) {
225 * Interrupt testing does not work for VFs. See bug50084.
226 * FIXME: Does this still apply to Medford?
228 encp->enc_bug41750_workaround = B_TRUE;
231 /* Chained multicast is always enabled on Medford */
232 encp->enc_bug26807_workaround = B_TRUE;
234 /* Get sysclk frequency (in MHz). */
235 if ((rc = efx_mcdi_get_clock(enp, &sysclk)) != 0)
239 * The timer quantum is 1536 sysclk cycles, documented for the
240 * EV_TMR_VAL field of EV_TIMER_TBL. Scale for MHz and ns units.
242 encp->enc_evq_timer_quantum_ns = 1536000UL / sysclk; /* 1536 cycles */
243 encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns <<
244 FRF_CZ_TC_TIMER_VAL_WIDTH) / 1000;
246 /* Check capabilities of running datapath firmware */
247 if ((rc = ef10_get_datapath_caps(enp)) != 0)
250 /* Alignment for receive packet DMA buffers */
251 encp->enc_rx_buf_align_start = 1;
253 /* Get the RX DMA end padding alignment configuration */
254 if ((rc = efx_mcdi_get_rxdp_config(enp, &end_padding)) != 0)
256 encp->enc_rx_buf_align_end = end_padding;
258 /* Alignment for WPTR updates */
259 encp->enc_rx_push_align = EF10_RX_WPTR_ALIGN;
262 * Set resource limits for MC_CMD_ALLOC_VIS. Note that we cannot use
263 * MC_CMD_GET_RESOURCE_LIMITS here as that reports the available
264 * resources (allocated to this PCIe function), which is zero until
265 * after we have allocated VIs.
267 encp->enc_evq_limit = 1024;
268 encp->enc_rxq_limit = EFX_RXQ_LIMIT_TARGET;
269 encp->enc_txq_limit = EFX_TXQ_LIMIT_TARGET;
271 encp->enc_buftbl_limit = 0xFFFFFFFF;
273 encp->enc_piobuf_limit = MEDFORD_PIOBUF_NBUFS;
274 encp->enc_piobuf_size = MEDFORD_PIOBUF_SIZE;
275 encp->enc_piobuf_min_alloc_size = MEDFORD_MIN_PIO_ALLOC_SIZE;
278 * Get the current privilege mask. Note that this may be modified
279 * dynamically, so this value is informational only. DO NOT use
280 * the privilege mask to check for sufficient privileges, as that
281 * can result in time-of-check/time-of-use bugs.
283 if ((rc = ef10_get_privilege_mask(enp, &mask)) != 0)
285 encp->enc_privilege_mask = mask;
287 /* Get interrupt vector limits */
288 if ((rc = efx_mcdi_get_vector_cfg(enp, &base, &nvec, NULL)) != 0) {
289 if (EFX_PCI_FUNCTION_IS_PF(encp))
292 /* Ignore error (cannot query vector limits from a VF). */
296 encp->enc_intr_vec_base = base;
297 encp->enc_intr_limit = nvec;
300 * Maximum number of bytes into the frame the TCP header can start for
301 * firmware assisted TSO to work.
303 encp->enc_tx_tso_tcp_header_offset_limit = EF10_TCP_HEADER_OFFSET_LIMIT;
306 * Medford stores a single global copy of VPD, not per-PF as on
309 encp->enc_vpd_is_global = B_TRUE;
311 rc = medford_nic_get_required_pcie_bandwidth(enp, &bandwidth);
314 encp->enc_required_pcie_bandwidth_mbps = bandwidth;
315 encp->enc_max_pcie_link_gen = EFX_PCIE_LINK_SPEED_GEN3;
344 EFSYS_PROBE1(fail1, efx_rc_t, rc);
349 #endif /* EFSYS_OPT_MEDFORD */