2 * SPDX-License-Identifier: BSD-2-Clause-FreeBSD
4 * Copyright (c) 2009-2016 Solarflare Communications Inc.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are met:
10 * 1. Redistributions of source code must retain the above copyright notice,
11 * this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright notice,
13 * this list of conditions and the following disclaimer in the documentation
14 * and/or other materials provided with the distribution.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
18 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
19 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
20 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
21 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
22 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
23 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
24 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
25 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 * The views and conclusions contained in the software and documentation are
29 * those of the authors and should not be interpreted as representing official
30 * policies, either expressed or implied, of the FreeBSD Project.
35 #ifndef _SYS_SIENA_IMPL_H
36 #define _SYS_SIENA_IMPL_H
41 #include "siena_flash.h"
47 #ifndef EFX_TXQ_DC_SIZE
48 #define EFX_TXQ_DC_SIZE 1 /* 16 descriptors */
50 #ifndef EFX_RXQ_DC_SIZE
51 #define EFX_RXQ_DC_SIZE 3 /* 64 descriptors */
53 #define EFX_TXQ_DC_NDESCS(_dcsize) (8 << (_dcsize))
55 #define SIENA_NVRAM_CHUNK 0x80
57 extern __checkReturn efx_rc_t
61 extern __checkReturn efx_rc_t
65 extern __checkReturn efx_rc_t
71 extern efx_sram_pattern_fn_t __efx_sram_pattern_fns[];
73 typedef struct siena_register_set_s {
78 } siena_register_set_t;
80 extern __checkReturn efx_rc_t
81 siena_nic_register_test(
84 #endif /* EFSYS_OPT_DIAG */
94 #define SIENA_SRAM_ROWS 0x12000
102 extern __checkReturn efx_rc_t
105 __in efx_sram_pattern_fn_t func);
107 #endif /* EFSYS_OPT_DIAG */
111 extern __checkReturn efx_rc_t
114 __in const efx_mcdi_transport_t *mtp);
117 siena_mcdi_send_request(
119 __in_bcount(hdr_len) void *hdrp,
121 __in_bcount(sdu_len) void *sdup,
122 __in size_t sdu_len);
124 extern __checkReturn boolean_t
125 siena_mcdi_poll_response(
126 __in efx_nic_t *enp);
129 siena_mcdi_read_response(
131 __out_bcount(length) void *bufferp,
136 siena_mcdi_poll_reboot(
137 __in efx_nic_t *enp);
141 __in efx_nic_t *enp);
143 extern __checkReturn efx_rc_t
144 siena_mcdi_feature_supported(
146 __in efx_mcdi_feature_id_t id,
147 __out boolean_t *supportedp);
150 siena_mcdi_get_timeout(
152 __in efx_mcdi_req_t *emrp,
153 __out uint32_t *timeoutp);
155 #endif /* EFSYS_OPT_MCDI */
157 #if EFSYS_OPT_NVRAM || EFSYS_OPT_VPD
159 extern __checkReturn efx_rc_t
160 siena_nvram_partn_lock(
162 __in uint32_t partn);
164 extern __checkReturn efx_rc_t
165 siena_nvram_partn_unlock(
168 __out_opt uint32_t *verify_resultp);
170 extern __checkReturn efx_rc_t
171 siena_nvram_get_dynamic_cfg(
175 __out siena_mc_dynamic_config_hdr_t **dcfgp,
176 __out size_t *sizep);
178 #endif /* EFSYS_OPT_VPD || EFSYS_OPT_NVRAM */
184 extern __checkReturn efx_rc_t
186 __in efx_nic_t *enp);
188 #endif /* EFSYS_OPT_DIAG */
190 extern __checkReturn efx_rc_t
191 siena_nvram_get_subtype(
194 __out uint32_t *subtypep);
196 extern __checkReturn efx_rc_t
197 siena_nvram_type_to_partn(
199 __in efx_nvram_type_t type,
200 __out uint32_t *partnp);
202 extern __checkReturn efx_rc_t
203 siena_nvram_partn_size(
206 __out size_t *sizep);
208 extern __checkReturn efx_rc_t
209 siena_nvram_partn_rw_start(
212 __out size_t *chunk_sizep);
214 extern __checkReturn efx_rc_t
215 siena_nvram_partn_read(
218 __in unsigned int offset,
219 __out_bcount(size) caddr_t data,
222 extern __checkReturn efx_rc_t
223 siena_nvram_partn_erase(
226 __in unsigned int offset,
229 extern __checkReturn efx_rc_t
230 siena_nvram_partn_write(
233 __in unsigned int offset,
234 __out_bcount(size) caddr_t data,
237 extern __checkReturn efx_rc_t
238 siena_nvram_partn_rw_finish(
241 __out_opt uint32_t *verify_resultp);
243 extern __checkReturn efx_rc_t
244 siena_nvram_partn_get_version(
247 __out uint32_t *subtypep,
248 __out_ecount(4) uint16_t version[4]);
250 extern __checkReturn efx_rc_t
251 siena_nvram_partn_set_version(
254 __in_ecount(4) uint16_t version[4]);
256 #endif /* EFSYS_OPT_NVRAM */
260 extern __checkReturn efx_rc_t
262 __in efx_nic_t *enp);
264 extern __checkReturn efx_rc_t
267 __out size_t *sizep);
269 extern __checkReturn efx_rc_t
272 __out_bcount(size) caddr_t data,
275 extern __checkReturn efx_rc_t
278 __in_bcount(size) caddr_t data,
281 extern __checkReturn efx_rc_t
284 __in_bcount(size) caddr_t data,
287 extern __checkReturn efx_rc_t
290 __in_bcount(size) caddr_t data,
292 __inout efx_vpd_value_t *evvp);
294 extern __checkReturn efx_rc_t
297 __in_bcount(size) caddr_t data,
299 __in efx_vpd_value_t *evvp);
301 extern __checkReturn efx_rc_t
304 __in_bcount(size) caddr_t data,
306 __out efx_vpd_value_t *evvp,
307 __inout unsigned int *contp);
309 extern __checkReturn efx_rc_t
312 __in_bcount(size) caddr_t data,
317 __in efx_nic_t *enp);
319 #endif /* EFSYS_OPT_VPD */
321 typedef struct siena_link_state_s {
322 uint32_t sls_adv_cap_mask;
323 uint32_t sls_lp_cap_mask;
324 unsigned int sls_fcntl;
325 efx_link_mode_t sls_link_mode;
326 #if EFSYS_OPT_LOOPBACK
327 efx_loopback_type_t sls_loopback;
329 boolean_t sls_mac_up;
330 } siena_link_state_t;
335 __in efx_qword_t *eqp,
336 __out efx_link_mode_t *link_modep);
338 extern __checkReturn efx_rc_t
341 __out siena_link_state_t *slsp);
343 extern __checkReturn efx_rc_t
348 extern __checkReturn efx_rc_t
349 siena_phy_reconfigure(
350 __in efx_nic_t *enp);
352 extern __checkReturn efx_rc_t
354 __in efx_nic_t *enp);
356 extern __checkReturn efx_rc_t
359 __out uint32_t *ouip);
361 #if EFSYS_OPT_PHY_STATS
364 siena_phy_decode_stats(
367 __in_opt efsys_mem_t *esmp,
368 __out_opt uint64_t *smaskp,
369 __inout_ecount_opt(EFX_PHY_NSTATS) uint32_t *stat);
371 extern __checkReturn efx_rc_t
372 siena_phy_stats_update(
374 __in efsys_mem_t *esmp,
375 __inout_ecount(EFX_PHY_NSTATS) uint32_t *stat);
377 #endif /* EFSYS_OPT_PHY_STATS */
381 extern __checkReturn efx_rc_t
382 siena_phy_bist_start(
384 __in efx_bist_type_t type);
386 extern __checkReturn efx_rc_t
389 __in efx_bist_type_t type,
390 __out efx_bist_result_t *resultp,
391 __out_opt __drv_when(count > 0, __notnull)
392 uint32_t *value_maskp,
393 __out_ecount_opt(count) __drv_when(count > 0, __notnull)
394 unsigned long *valuesp,
400 __in efx_bist_type_t type);
402 #endif /* EFSYS_OPT_BIST */
404 extern __checkReturn efx_rc_t
407 __out efx_link_mode_t *link_modep);
409 extern __checkReturn efx_rc_t
412 __out boolean_t *mac_upp);
414 extern __checkReturn efx_rc_t
415 siena_mac_reconfigure(
416 __in efx_nic_t *enp);
418 extern __checkReturn efx_rc_t
423 #if EFSYS_OPT_LOOPBACK
425 extern __checkReturn efx_rc_t
426 siena_mac_loopback_set(
428 __in efx_link_mode_t link_mode,
429 __in efx_loopback_type_t loopback_type);
431 #endif /* EFSYS_OPT_LOOPBACK */
433 #if EFSYS_OPT_MAC_STATS
435 extern __checkReturn efx_rc_t
436 siena_mac_stats_get_mask(
438 __inout_bcount(mask_size) uint32_t *maskp,
439 __in size_t mask_size);
441 extern __checkReturn efx_rc_t
442 siena_mac_stats_update(
444 __in efsys_mem_t *esmp,
445 __inout_ecount(EFX_MAC_NSTATS) efsys_stat_t *stat,
446 __inout_opt uint32_t *generationp);
448 #endif /* EFSYS_OPT_MAC_STATS */
454 #endif /* _SYS_SIENA_IMPL_H */