]> CyberLeo.Net >> Repos - FreeBSD/FreeBSD.git/blob - sys/gnu/dts/arm/sun5i-a10s.dtsi
Upgrade our copies of clang, llvm, lldb and compiler-rt to r311606 from
[FreeBSD/FreeBSD.git] / sys / gnu / dts / arm / sun5i-a10s.dtsi
1 /*
2  * Copyright 2013 Maxime Ripard
3  *
4  * Maxime Ripard <maxime.ripard@free-electrons.com>
5  *
6  * This file is dual-licensed: you can use it either under the terms
7  * of the GPL or the X11 license, at your option. Note that this dual
8  * licensing only applies to this file, and not this project as a
9  * whole.
10  *
11  *  a) This library is free software; you can redistribute it and/or
12  *     modify it under the terms of the GNU General Public License as
13  *     published by the Free Software Foundation; either version 2 of the
14  *     License, or (at your option) any later version.
15  *
16  *     This library is distributed in the hope that it will be useful,
17  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
18  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
19  *     GNU General Public License for more details.
20  *
21  * Or, alternatively,
22  *
23  *  b) Permission is hereby granted, free of charge, to any person
24  *     obtaining a copy of this software and associated documentation
25  *     files (the "Software"), to deal in the Software without
26  *     restriction, including without limitation the rights to use,
27  *     copy, modify, merge, publish, distribute, sublicense, and/or
28  *     sell copies of the Software, and to permit persons to whom the
29  *     Software is furnished to do so, subject to the following
30  *     conditions:
31  *
32  *     The above copyright notice and this permission notice shall be
33  *     included in all copies or substantial portions of the Software.
34  *
35  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42  *     OTHER DEALINGS IN THE SOFTWARE.
43  */
44
45 #include "skeleton.dtsi"
46
47 #include "sun5i.dtsi"
48
49 #include <dt-bindings/dma/sun4i-a10.h>
50
51 / {
52         interrupt-parent = <&intc>;
53
54         aliases {
55                 ethernet0 = &emac;
56         };
57
58         chosen {
59                 #address-cells = <1>;
60                 #size-cells = <1>;
61                 ranges;
62
63                 framebuffer@2 {
64                         compatible = "allwinner,simple-framebuffer",
65                                      "simple-framebuffer";
66                         allwinner,pipeline = "de_be0-lcd0-hdmi";
67                         clocks = <&ccu CLK_AHB_LCD>, <&ccu CLK_AHB_HDMI>,
68                                  <&ccu CLK_AHB_DE_BE>, <&ccu CLK_DRAM_DE_BE>,
69                                  <&ccu CLK_DE_BE>, <&ccu CLK_HDMI>;
70                         status = "disabled";
71                 };
72         };
73
74         soc@01c00000 {
75                 pwm: pwm@01c20e00 {
76                         compatible = "allwinner,sun5i-a10s-pwm";
77                         reg = <0x01c20e00 0xc>;
78                         clocks = <&ccu CLK_HOSC>;
79                         #pwm-cells = <3>;
80                         status = "disabled";
81                 };
82         };
83 };
84
85 &ccu {
86         compatible = "allwinner,sun5i-a10s-ccu";
87 };
88
89 &pio {
90         compatible = "allwinner,sun5i-a10s-pinctrl";
91
92         uart0_pins_a: uart0@0 {
93                 pins = "PB19", "PB20";
94                 function = "uart0";
95         };
96
97         uart2_pins_b: uart2@1 {
98                 pins = "PC18", "PC19";
99                 function = "uart2";
100         };
101
102         emac_pins_b: emac0@1 {
103                 pins = "PA0", "PA1", "PA2",
104                                 "PA3", "PA4", "PA5", "PA6",
105                                 "PA7", "PA8", "PA9", "PA10",
106                                 "PA11", "PA12", "PA13", "PA14",
107                                 "PA15", "PA16";
108                 function = "emac";
109         };
110
111         mmc1_pins_a: mmc1@0 {
112                 pins = "PG3", "PG4", "PG5",
113                                  "PG6", "PG7", "PG8";
114                 function = "mmc1";
115                 drive-strength = <30>;
116         };
117
118         spi2_pins_b: spi2@1 {
119                 pins = "PB12", "PB13", "PB14";
120                 function = "spi2";
121         };
122
123         spi2_cs0_pins_b: spi2_cs0@1 {
124                 pins = "PB11";
125                 function = "spi2";
126         };
127 };
128
129 &sram_a {
130 };