2 * Copyright 2015 Vishnu Patekar
4 * Vishnu Patekar <vishnupatekar0510@gmail.com>
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
45 #include <dt-bindings/interrupt-controller/arm-gic.h>
47 #include <dt-bindings/clock/sun8i-a83t-ccu.h>
48 #include <dt-bindings/clock/sun8i-de2.h>
49 #include <dt-bindings/clock/sun8i-r-ccu.h>
50 #include <dt-bindings/reset/sun8i-a83t-ccu.h>
51 #include <dt-bindings/reset/sun8i-de2.h>
52 #include <dt-bindings/reset/sun8i-r-ccu.h>
55 interrupt-parent = <&gic>;
64 clocks = <&ccu CLK_C0CPUX>;
66 compatible = "arm,cortex-a7";
68 operating-points-v2 = <&cpu0_opp_table>;
69 cci-control-port = <&cci_control0>;
70 enable-method = "allwinner,sun8i-a83t-smp";
75 compatible = "arm,cortex-a7";
77 operating-points-v2 = <&cpu0_opp_table>;
78 cci-control-port = <&cci_control0>;
79 enable-method = "allwinner,sun8i-a83t-smp";
84 compatible = "arm,cortex-a7";
86 operating-points-v2 = <&cpu0_opp_table>;
87 cci-control-port = <&cci_control0>;
88 enable-method = "allwinner,sun8i-a83t-smp";
93 compatible = "arm,cortex-a7";
95 operating-points-v2 = <&cpu0_opp_table>;
96 cci-control-port = <&cci_control0>;
97 enable-method = "allwinner,sun8i-a83t-smp";
102 clocks = <&ccu CLK_C1CPUX>;
104 compatible = "arm,cortex-a7";
106 operating-points-v2 = <&cpu1_opp_table>;
107 cci-control-port = <&cci_control1>;
108 enable-method = "allwinner,sun8i-a83t-smp";
113 compatible = "arm,cortex-a7";
115 operating-points-v2 = <&cpu1_opp_table>;
116 cci-control-port = <&cci_control1>;
117 enable-method = "allwinner,sun8i-a83t-smp";
122 compatible = "arm,cortex-a7";
124 operating-points-v2 = <&cpu1_opp_table>;
125 cci-control-port = <&cci_control1>;
126 enable-method = "allwinner,sun8i-a83t-smp";
131 compatible = "arm,cortex-a7";
133 operating-points-v2 = <&cpu1_opp_table>;
134 cci-control-port = <&cci_control1>;
135 enable-method = "allwinner,sun8i-a83t-smp";
141 compatible = "arm,armv7-timer";
142 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
143 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
144 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
145 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
149 #address-cells = <1>;
153 /* TODO: PRCM block has a mux for this. */
156 compatible = "fixed-clock";
157 clock-frequency = <24000000>;
158 clock-accuracy = <50000>;
159 clock-output-names = "osc24M";
163 * This is called "internal OSC" in some places.
164 * It is an internal RC-based oscillator.
165 * TODO: Its controls are in the PRCM block.
169 compatible = "fixed-clock";
170 clock-frequency = <16000000>;
171 clock-output-names = "osc16M";
174 osc16Md512: osc16Md512_clk {
176 compatible = "fixed-factor-clock";
180 clock-output-names = "osc16M-d512";
185 compatible = "allwinner,sun8i-a83t-display-engine";
186 allwinner,pipelines = <&mixer0>, <&mixer1>;
190 cpu0_opp_table: opp_table0 {
191 compatible = "operating-points-v2";
195 opp-hz = /bits/ 64 <480000000>;
196 opp-microvolt = <840000>;
197 clock-latency-ns = <244144>; /* 8 32k periods */
201 opp-hz = /bits/ 64 <600000000>;
202 opp-microvolt = <840000>;
203 clock-latency-ns = <244144>; /* 8 32k periods */
207 opp-hz = /bits/ 64 <720000000>;
208 opp-microvolt = <840000>;
209 clock-latency-ns = <244144>; /* 8 32k periods */
213 opp-hz = /bits/ 64 <864000000>;
214 opp-microvolt = <840000>;
215 clock-latency-ns = <244144>; /* 8 32k periods */
219 opp-hz = /bits/ 64 <912000000>;
220 opp-microvolt = <840000>;
221 clock-latency-ns = <244144>; /* 8 32k periods */
225 opp-hz = /bits/ 64 <1008000000>;
226 opp-microvolt = <840000>;
227 clock-latency-ns = <244144>; /* 8 32k periods */
231 opp-hz = /bits/ 64 <1128000000>;
232 opp-microvolt = <840000>;
233 clock-latency-ns = <244144>; /* 8 32k periods */
237 opp-hz = /bits/ 64 <1200000000>;
238 opp-microvolt = <840000>;
239 clock-latency-ns = <244144>; /* 8 32k periods */
243 cpu1_opp_table: opp_table1 {
244 compatible = "operating-points-v2";
248 opp-hz = /bits/ 64 <480000000>;
249 opp-microvolt = <840000>;
250 clock-latency-ns = <244144>; /* 8 32k periods */
254 opp-hz = /bits/ 64 <600000000>;
255 opp-microvolt = <840000>;
256 clock-latency-ns = <244144>; /* 8 32k periods */
260 opp-hz = /bits/ 64 <720000000>;
261 opp-microvolt = <840000>;
262 clock-latency-ns = <244144>; /* 8 32k periods */
266 opp-hz = /bits/ 64 <864000000>;
267 opp-microvolt = <840000>;
268 clock-latency-ns = <244144>; /* 8 32k periods */
272 opp-hz = /bits/ 64 <912000000>;
273 opp-microvolt = <840000>;
274 clock-latency-ns = <244144>; /* 8 32k periods */
278 opp-hz = /bits/ 64 <1008000000>;
279 opp-microvolt = <840000>;
280 clock-latency-ns = <244144>; /* 8 32k periods */
284 opp-hz = /bits/ 64 <1128000000>;
285 opp-microvolt = <840000>;
286 clock-latency-ns = <244144>; /* 8 32k periods */
290 opp-hz = /bits/ 64 <1200000000>;
291 opp-microvolt = <840000>;
292 clock-latency-ns = <244144>; /* 8 32k periods */
297 compatible = "simple-bus";
298 #address-cells = <1>;
302 display_clocks: clock@1000000 {
303 compatible = "allwinner,sun8i-a83t-de2-clk";
304 reg = <0x01000000 0x100000>;
305 clocks = <&ccu CLK_PLL_DE>,
309 resets = <&ccu RST_BUS_DE>;
314 mixer0: mixer@1100000 {
315 compatible = "allwinner,sun8i-a83t-de2-mixer-0";
316 reg = <0x01100000 0x100000>;
317 clocks = <&display_clocks CLK_BUS_MIXER0>,
318 <&display_clocks CLK_MIXER0>;
321 resets = <&display_clocks RST_MIXER0>;
324 #address-cells = <1>;
328 #address-cells = <1>;
332 mixer0_out_tcon0: endpoint@0 {
334 remote-endpoint = <&tcon0_in_mixer0>;
340 mixer1: mixer@1200000 {
341 compatible = "allwinner,sun8i-a83t-de2-mixer-1";
342 reg = <0x01200000 0x100000>;
343 clocks = <&display_clocks CLK_BUS_MIXER1>,
344 <&display_clocks CLK_MIXER1>;
347 resets = <&display_clocks RST_WB>;
350 #address-cells = <1>;
356 mixer1_out_tcon1: endpoint {
357 remote-endpoint = <&tcon1_in_mixer1>;
364 compatible = "allwinner,sun8i-a83t-cpucfg";
365 reg = <0x01700000 0x400>;
369 compatible = "arm,cci-400";
370 #address-cells = <1>;
372 reg = <0x01790000 0x10000>;
373 ranges = <0x0 0x01790000 0x10000>;
375 cci_control0: slave-if@4000 {
376 compatible = "arm,cci-400-ctrl-if";
377 interface-type = "ace";
378 reg = <0x4000 0x1000>;
381 cci_control1: slave-if@5000 {
382 compatible = "arm,cci-400-ctrl-if";
383 interface-type = "ace";
384 reg = <0x5000 0x1000>;
388 compatible = "arm,cci-400-pmu,r1";
389 reg = <0x9000 0x5000>;
390 interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
391 <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
392 <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
393 <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
394 <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>,
395 <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
396 <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
397 <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
401 syscon: syscon@1c00000 {
402 compatible = "allwinner,sun8i-a83t-system-controller",
404 reg = <0x01c00000 0x1000>;
407 dma: dma-controller@1c02000 {
408 compatible = "allwinner,sun8i-a83t-dma";
409 reg = <0x01c02000 0x1000>;
410 interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
411 clocks = <&ccu CLK_BUS_DMA>;
412 resets = <&ccu RST_BUS_DMA>;
416 tcon0: lcd-controller@1c0c000 {
417 compatible = "allwinner,sun8i-a83t-tcon-lcd";
418 reg = <0x01c0c000 0x1000>;
419 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
420 clocks = <&ccu CLK_BUS_TCON0>, <&ccu CLK_TCON0>;
421 clock-names = "ahb", "tcon-ch0";
422 clock-output-names = "tcon-pixel-clock";
423 resets = <&ccu RST_BUS_TCON0>, <&ccu RST_BUS_LVDS>;
424 reset-names = "lcd", "lvds";
427 #address-cells = <1>;
431 #address-cells = <1>;
435 tcon0_in_mixer0: endpoint@0 {
437 remote-endpoint = <&mixer0_out_tcon0>;
442 #address-cells = <1>;
449 tcon1: lcd-controller@1c0d000 {
450 compatible = "allwinner,sun8i-a83t-tcon-tv";
451 reg = <0x01c0d000 0x1000>;
452 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
453 clocks = <&ccu CLK_BUS_TCON1>, <&ccu CLK_TCON1>;
454 clock-names = "ahb", "tcon-ch1";
455 resets = <&ccu RST_BUS_TCON1>;
459 #address-cells = <1>;
465 tcon1_in_mixer1: endpoint {
466 remote-endpoint = <&mixer1_out_tcon1>;
471 #address-cells = <1>;
475 tcon1_out_hdmi: endpoint@1 {
477 remote-endpoint = <&hdmi_in_tcon1>;
484 compatible = "allwinner,sun8i-a83t-mmc",
485 "allwinner,sun7i-a20-mmc";
486 reg = <0x01c0f000 0x1000>;
487 clocks = <&ccu CLK_BUS_MMC0>,
489 <&ccu CLK_MMC0_OUTPUT>,
490 <&ccu CLK_MMC0_SAMPLE>;
495 resets = <&ccu RST_BUS_MMC0>;
497 interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
499 #address-cells = <1>;
504 compatible = "allwinner,sun8i-a83t-mmc",
505 "allwinner,sun7i-a20-mmc";
506 reg = <0x01c10000 0x1000>;
507 clocks = <&ccu CLK_BUS_MMC1>,
509 <&ccu CLK_MMC1_OUTPUT>,
510 <&ccu CLK_MMC1_SAMPLE>;
515 resets = <&ccu RST_BUS_MMC1>;
517 interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
518 pinctrl-names = "default";
519 pinctrl-0 = <&mmc1_pins>;
521 #address-cells = <1>;
526 compatible = "allwinner,sun8i-a83t-emmc";
527 reg = <0x01c11000 0x1000>;
528 clocks = <&ccu CLK_BUS_MMC2>,
530 <&ccu CLK_MMC2_OUTPUT>,
531 <&ccu CLK_MMC2_SAMPLE>;
536 resets = <&ccu RST_BUS_MMC2>;
538 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
540 #address-cells = <1>;
544 sid: eeprom@1c14000 {
545 compatible = "allwinner,sun8i-a83t-sid";
546 reg = <0x1c14000 0x400>;
549 usb_otg: usb@1c19000 {
550 compatible = "allwinner,sun8i-a83t-musb",
551 "allwinner,sun8i-a33-musb";
552 reg = <0x01c19000 0x0400>;
553 clocks = <&ccu CLK_BUS_OTG>;
554 resets = <&ccu RST_BUS_OTG>;
555 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
556 interrupt-names = "mc";
559 extcon = <&usbphy 0>;
563 usbphy: phy@1c19400 {
564 compatible = "allwinner,sun8i-a83t-usb-phy";
565 reg = <0x01c19400 0x10>,
568 reg-names = "phy_ctrl",
571 clocks = <&ccu CLK_USB_PHY0>,
574 <&ccu CLK_USB_HSIC_12M>;
575 clock-names = "usb0_phy",
579 resets = <&ccu RST_USB_PHY0>,
582 reset-names = "usb0_reset",
590 compatible = "allwinner,sun8i-a83t-ehci",
592 reg = <0x01c1a000 0x100>;
593 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
594 clocks = <&ccu CLK_BUS_EHCI0>;
595 resets = <&ccu RST_BUS_EHCI0>;
602 compatible = "allwinner,sun8i-a83t-ohci",
604 reg = <0x01c1a400 0x100>;
605 interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
606 clocks = <&ccu CLK_BUS_OHCI0>, <&ccu CLK_USB_OHCI0>;
607 resets = <&ccu RST_BUS_OHCI0>;
614 compatible = "allwinner,sun8i-a83t-ehci",
616 reg = <0x01c1b000 0x100>;
617 interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
618 clocks = <&ccu CLK_BUS_EHCI1>;
619 resets = <&ccu RST_BUS_EHCI1>;
626 compatible = "allwinner,sun8i-a83t-ccu";
627 reg = <0x01c20000 0x400>;
628 clocks = <&osc24M>, <&osc16Md512>;
629 clock-names = "hosc", "losc";
634 pio: pinctrl@1c20800 {
635 compatible = "allwinner,sun8i-a83t-pinctrl";
636 interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
637 <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
638 <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
639 reg = <0x01c20800 0x400>;
640 clocks = <&ccu CLK_BUS_PIO>, <&osc24M>, <&osc16Md512>;
641 clock-names = "apb", "hosc", "losc";
643 interrupt-controller;
644 #interrupt-cells = <3>;
647 emac_rgmii_pins: emac-rgmii-pins {
648 pins = "PD2", "PD3", "PD4", "PD5", "PD6", "PD7",
649 "PD11", "PD12", "PD13", "PD14", "PD18",
650 "PD19", "PD21", "PD22", "PD23";
653 * data lines in RGMII mode use DDR mode
654 * and need a higher signal drive strength
656 drive-strength = <40>;
659 hdmi_pins: hdmi-pins {
660 pins = "PH6", "PH7", "PH8";
664 i2c0_pins: i2c0-pins {
669 i2c1_pins: i2c1-pins {
674 i2c2_ph_pins: i2c2-ph-pins {
679 i2s1_pins: i2s1-pins {
680 /* I2S1 does not have external MCLK pin */
681 pins = "PG10", "PG11", "PG12", "PG13";
685 lcd_lvds_pins: lcd-lvds-pins {
686 pins = "PD18", "PD19", "PD20", "PD21", "PD22",
687 "PD23", "PD24", "PD25", "PD26", "PD27";
691 mmc0_pins: mmc0-pins {
692 pins = "PF0", "PF1", "PF2",
695 drive-strength = <30>;
699 mmc1_pins: mmc1-pins {
700 pins = "PG0", "PG1", "PG2",
703 drive-strength = <30>;
707 mmc2_8bit_emmc_pins: mmc2-8bit-emmc-pins {
708 pins = "PC5", "PC6", "PC8", "PC9",
709 "PC10", "PC11", "PC12", "PC13",
710 "PC14", "PC15", "PC16";
712 drive-strength = <30>;
721 spdif_tx_pin: spdif-tx-pin {
726 uart0_pb_pins: uart0-pb-pins {
727 pins = "PB9", "PB10";
731 uart0_pf_pins: uart0-pf-pins {
736 uart1_pins: uart1-pins {
741 uart1_rts_cts_pins: uart1-rts-cts-pins {
748 compatible = "allwinner,sun4i-a10-timer";
749 reg = <0x01c20c00 0xa0>;
750 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
751 <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
756 compatible = "allwinner,sun6i-a31-wdt";
757 reg = <0x01c20ca0 0x20>;
758 interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
762 spdif: spdif@1c21000 {
763 #sound-dai-cells = <0>;
764 compatible = "allwinner,sun8i-a83t-spdif",
765 "allwinner,sun8i-h3-spdif";
766 reg = <0x01c21000 0x400>;
767 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
768 clocks = <&ccu CLK_BUS_SPDIF>, <&ccu CLK_SPDIF>;
769 resets = <&ccu RST_BUS_SPDIF>;
770 clock-names = "apb", "spdif";
773 pinctrl-names = "default";
774 pinctrl-0 = <&spdif_tx_pin>;
779 #sound-dai-cells = <0>;
780 compatible = "allwinner,sun8i-a83t-i2s";
781 reg = <0x01c22000 0x400>;
782 interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
783 clocks = <&ccu CLK_BUS_I2S0>, <&ccu CLK_I2S0>;
784 clock-names = "apb", "mod";
785 dmas = <&dma 3>, <&dma 3>;
786 resets = <&ccu RST_BUS_I2S0>;
787 dma-names = "rx", "tx";
792 #sound-dai-cells = <0>;
793 compatible = "allwinner,sun8i-a83t-i2s";
794 reg = <0x01c22400 0x400>;
795 interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
796 clocks = <&ccu CLK_BUS_I2S1>, <&ccu CLK_I2S1>;
797 clock-names = "apb", "mod";
798 dmas = <&dma 4>, <&dma 4>;
799 resets = <&ccu RST_BUS_I2S1>;
800 dma-names = "rx", "tx";
801 pinctrl-names = "default";
802 pinctrl-0 = <&i2s1_pins>;
807 #sound-dai-cells = <0>;
808 compatible = "allwinner,sun8i-a83t-i2s";
809 reg = <0x01c22800 0x400>;
810 interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
811 clocks = <&ccu CLK_BUS_I2S2>, <&ccu CLK_I2S2>;
812 clock-names = "apb", "mod";
814 resets = <&ccu RST_BUS_I2S2>;
820 compatible = "allwinner,sun8i-a83t-pwm",
821 "allwinner,sun8i-h3-pwm";
822 reg = <0x01c21400 0x400>;
828 uart0: serial@1c28000 {
829 compatible = "snps,dw-apb-uart";
830 reg = <0x01c28000 0x400>;
831 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
834 clocks = <&ccu CLK_BUS_UART0>;
835 resets = <&ccu RST_BUS_UART0>;
839 uart1: serial@1c28400 {
840 compatible = "snps,dw-apb-uart";
841 reg = <0x01c28400 0x400>;
842 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
845 clocks = <&ccu CLK_BUS_UART1>;
846 resets = <&ccu RST_BUS_UART1>;
851 compatible = "allwinner,sun8i-a83t-i2c",
852 "allwinner,sun6i-a31-i2c";
853 reg = <0x01c2ac00 0x400>;
854 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
855 clocks = <&ccu CLK_BUS_I2C0>;
856 resets = <&ccu RST_BUS_I2C0>;
857 pinctrl-names = "default";
858 pinctrl-0 = <&i2c0_pins>;
860 #address-cells = <1>;
865 compatible = "allwinner,sun8i-a83t-i2c",
866 "allwinner,sun6i-a31-i2c";
867 reg = <0x01c2b000 0x400>;
868 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
869 clocks = <&ccu CLK_BUS_I2C1>;
870 resets = <&ccu RST_BUS_I2C1>;
871 pinctrl-names = "default";
872 pinctrl-0 = <&i2c1_pins>;
874 #address-cells = <1>;
879 compatible = "allwinner,sun8i-a83t-i2c",
880 "allwinner,sun6i-a31-i2c";
881 reg = <0x01c2b400 0x400>;
882 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
883 clocks = <&ccu CLK_BUS_I2C2>;
884 resets = <&ccu RST_BUS_I2C2>;
886 #address-cells = <1>;
890 emac: ethernet@1c30000 {
891 compatible = "allwinner,sun8i-a83t-emac";
893 reg = <0x01c30000 0x104>;
894 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
895 interrupt-names = "macirq";
897 reset-names = "stmmaceth";
899 clock-names = "stmmaceth";
903 compatible = "snps,dwmac-mdio";
904 #address-cells = <1>;
909 gic: interrupt-controller@1c81000 {
910 compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
911 reg = <0x01c81000 0x1000>,
915 interrupt-controller;
916 #interrupt-cells = <3>;
917 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
921 compatible = "allwinner,sun8i-a83t-dw-hdmi";
922 reg = <0x01ee0000 0x10000>;
924 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
925 clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_SLOW>,
927 clock-names = "iahb", "isfr", "tmds";
928 resets = <&ccu RST_BUS_HDMI1>;
929 reset-names = "ctrl";
931 phy-names = "hdmi-phy";
932 pinctrl-names = "default";
933 pinctrl-0 = <&hdmi_pins>;
937 #address-cells = <1>;
943 hdmi_in_tcon1: endpoint {
944 remote-endpoint = <&tcon1_out_hdmi>;
954 hdmi_phy: hdmi-phy@1ef0000 {
955 compatible = "allwinner,sun8i-a83t-hdmi-phy";
956 reg = <0x01ef0000 0x10000>;
957 clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_SLOW>;
958 clock-names = "bus", "mod";
959 resets = <&ccu RST_BUS_HDMI0>;
964 r_intc: interrupt-controller@1f00c00 {
965 compatible = "allwinner,sun8i-a83t-r-intc",
966 "allwinner,sun6i-a31-r-intc";
967 interrupt-controller;
968 #interrupt-cells = <2>;
969 reg = <0x01f00c00 0x400>;
970 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
973 r_ccu: clock@1f01400 {
974 compatible = "allwinner,sun8i-a83t-r-ccu";
975 reg = <0x01f01400 0x400>;
976 clocks = <&osc24M>, <&osc16Md512>, <&osc16M>,
978 clock-names = "hosc", "losc", "iosc", "pll-periph";
984 compatible = "allwinner,sun8i-a83t-r-cpucfg";
985 reg = <0x1f01c00 0x400>;
989 compatible = "allwinner,sun8i-a83t-ir",
990 "allwinner,sun5i-a13-ir";
991 clocks = <&r_ccu CLK_APB0_IR>, <&r_ccu CLK_IR>;
992 clock-names = "apb", "ir";
993 resets = <&r_ccu RST_APB0_IR>;
994 interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
995 reg = <0x01f02000 0x400>;
996 pinctrl-names = "default";
997 pinctrl-0 = <&r_cir_pin>;
1001 r_pio: pinctrl@1f02c00 {
1002 compatible = "allwinner,sun8i-a83t-r-pinctrl";
1003 reg = <0x01f02c00 0x400>;
1004 interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
1005 clocks = <&r_ccu CLK_APB0_PIO>, <&osc24M>,
1007 clock-names = "apb", "hosc", "losc";
1010 interrupt-controller;
1011 #interrupt-cells = <3>;
1013 r_cir_pin: r-cir-pin {
1015 function = "s_cir_rx";
1018 r_rsb_pins: r-rsb-pins {
1019 pins = "PL0", "PL1";
1021 drive-strength = <20>;
1026 r_rsb: rsb@1f03400 {
1027 compatible = "allwinner,sun8i-a83t-rsb",
1028 "allwinner,sun8i-a23-rsb";
1029 reg = <0x01f03400 0x400>;
1030 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
1031 clocks = <&r_ccu CLK_APB0_RSB>;
1032 clock-frequency = <3000000>;
1033 resets = <&r_ccu RST_APB0_RSB>;
1034 pinctrl-names = "default";
1035 pinctrl-0 = <&r_rsb_pins>;
1036 status = "disabled";
1037 #address-cells = <1>;