]> CyberLeo.Net >> Repos - FreeBSD/FreeBSD.git/blob - sys/gnu/dts/mips/rt2880.dtsi
MFV r314911: 7867 ARC space accounting leak
[FreeBSD/FreeBSD.git] / sys / gnu / dts / mips / rt2880.dtsi
1 / {
2         #address-cells = <1>;
3         #size-cells = <1>;
4         compatible = "ralink,rt2880-soc";
5
6         cpus {
7                 cpu@0 {
8                         compatible = "mips,mips24KEc";
9                 };
10         };
11
12         chosen {
13                 bootargs = "console=ttyS0,57600";
14         };
15
16         aliases {
17                 serial0 = &uartlite;
18         };
19
20         cpuintc: cpuintc@0 {
21                 #address-cells = <0>;
22                 #interrupt-cells = <1>;
23                 interrupt-controller;
24                 compatible = "mti,cpu-interrupt-controller";
25         };
26
27         palmbus: palmbus@300000 {
28                 compatible = "palmbus";
29                 reg = <0x300000 0x200000>;
30                 ranges = <0x0 0x300000 0x1FFFFF>;
31
32                 #address-cells = <1>;
33                 #size-cells = <1>;
34
35                 sysc: sysc@0 {
36                         compatible = "ralink,rt2880-sysc";
37                         reg = <0x000 0x100>;
38                 };
39
40                 timer: timer@100 {
41                         compatible = "ralink,rt2880-timer";
42                         reg = <0x100 0x20>;
43
44                         interrupt-parent = <&intc>;
45                         interrupts = <1>;
46
47                         status = "disabled";
48                 };
49
50                 watchdog: watchdog@120 {
51                         compatible = "ralink,rt2880-wdt";
52                         reg = <0x120 0x10>;
53                 };
54
55                 intc: intc@200 {
56                         compatible = "ralink,rt2880-intc";
57                         reg = <0x200 0x100>;
58
59                         interrupt-controller;
60                         #interrupt-cells = <1>;
61
62                         interrupt-parent = <&cpuintc>;
63                         interrupts = <2>;
64                 };
65
66                 memc: memc@300 {
67                         compatible = "ralink,rt2880-memc";
68                         reg = <0x300 0x100>;
69                 };
70
71                 gpio0: gpio@600 {
72                         compatible = "ralink,rt2880-gpio";
73                         reg = <0x600 0x34>;
74
75                         gpio-controller;
76                         #gpio-cells = <2>;
77
78                         ralink,gpio-base = <0>;
79                         ralink,num-gpios = <24>;
80                         ralink,register-map = [ 00 04 08 0c
81                                                 20 24 28 2c
82                                                 30 34 ];
83                 };
84
85                 gpio1: gpio@638 {
86                         compatible = "ralink,rt2880-gpio";
87                         reg = <0x638 0x24>;
88
89                         gpio-controller;
90                         #gpio-cells = <2>;
91
92                         ralink,gpio-base = <24>;
93                         ralink,num-gpios = <16>;
94                         ralink,register-map = [ 00 04 08 0c
95                                                 10 14 18 1c
96                                                 20 24 ];
97
98                         status = "disabled";
99                 };
100
101                 gpio2: gpio@660 {
102                         compatible = "ralink,rt2880-gpio";
103                         reg = <0x660 0x24>;
104
105                         gpio-controller;
106                         #gpio-cells = <2>;
107
108                         ralink,gpio-base = <40>;
109                         ralink,num-gpios = <32>;
110                         ralink,register-map = [ 00 04 08 0c
111                                                 10 14 18 1c
112                                                 20 24 ];
113
114                         status = "disabled";
115                 };
116
117                 uartlite: uartlite@c00 {
118                         compatible = "ralink,rt2880-uart", "ns16550a";
119                         reg = <0xc00 0x100>;
120
121                         interrupt-parent = <&intc>;
122                         interrupts = <8>;
123
124                         reg-shift = <2>;
125                 };
126         };
127
128         pinctrl: pinctrl {
129                 compatible = "ralink,rt2880-pinmux";
130
131                 pinctrl-names = "default";
132                 pinctrl-0 = <&state_default>;
133
134                 state_default: pinctrl0 {
135                         sdram {
136                                 ralink,group = "sdram";
137                                 ralink,function = "sdram";
138                         };
139                 };
140
141                 spi_pins: spi {
142                         spi {
143                                 ralink,group = "spi";
144                                 ralink,function = "spi";
145                         };
146                 };
147
148                 uartlite_pins: uartlite {
149                         uart {
150                                 ralink,group = "uartlite";
151                                 ralink,function = "uartlite";
152                         };
153                 };
154         };
155
156         rstctrl: rstctrl {
157                 compatible = "ralink,rt2880-reset";
158                 #reset-cells = <1>;
159         };
160
161         clkctrl: clkctrl {
162                 compatible = "ralink,rt2880-clock";
163                 #clock-cells = <1>;
164         };
165
166         ethernet: ethernet@400000 {
167                 compatible = "ralink,rt2880-eth";
168                 reg = <0x00400000 0x10000>;
169
170                 #address-cells = <1>;
171                 #size-cells = <0>;
172
173                 resets = <&rstctrl 18>;
174                 reset-names = "fe";
175
176                 interrupt-parent = <&cpuintc>;
177                 interrupts = <5>;
178
179                 status = "disabled";
180
181                 port@0 {
182                         compatible = "ralink,rt2880-port", "mediatek,eth-port";
183                         reg = <0>;
184                 };
185
186                 mdio-bus {
187                         #address-cells = <1>;
188                         #size-cells = <0>;
189
190                         status = "disabled";
191                 };
192         };
193
194         wmac: wmac@480000 {
195                 compatible = "ralink,rt2880-wmac";
196                 reg = <0x480000 0x40000>;
197
198                 interrupt-parent = <&cpuintc>;
199                 interrupts = <6>;
200
201                 ralink,eeprom = "soc_wmac.eeprom";
202         };
203 };