2 * Copyright (c) 1989, 1990 William F. Jolitz.
3 * Copyright (c) 1990 The Regents of the University of California.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * 3. Neither the name of the University nor the names of its contributors
15 * may be used to endorse or promote products derived from this software
16 * without specific prior written permission.
18 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
19 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
22 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
24 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
25 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
26 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
27 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
30 * from: vector.s, 386BSD 0.1 unknown origin
34 * Interrupt entry points for external interrupts triggered by I/O APICs
35 * as well as IPI handlers.
40 #include <machine/asmacros.h>
41 #include <machine/psl.h>
42 #include <machine/specialreg.h>
43 #include <x86/apicreg.h>
49 /* End Of Interrupt to APIC */
57 movl $MSR_APIC_EOI,%ecx
64 * I/O Interrupt Entry Point. Rather than having one entry point for
65 * each interrupt source, we use one entry point for each 32-bit word
66 * in the ISR. The handler determines the highest bit set in the ISR,
67 * translates that into a vector, and passes the vector to the
68 * lapic_handle_intr() function.
70 .macro ISR_VEC index, vec_name
73 .globl X\()\vec_name\()_pti, X\()\vec_name
83 movl $(MSR_APIC_ISR0 + \index),%ecx
87 movl lapic_map, %edx /* pointer to local APIC */
88 movl LA_ISR + 16 * \index(%edx), %eax /* load ISR */
90 bsrl %eax, %eax /* index of highest set bit in ISR */
92 addl $(32 * \index),%eax
94 pushl %eax /* pass the IRQ */
95 movl $lapic_handle_intr, %eax
97 addl $8, %esp /* discard parameter */
103 * Handle "spurious INTerrupts".
105 * This is different than the "spurious INTerrupt" generated by an
106 * 8259 PIC for missing INTs. See the APIC documentation for details.
107 * This routine should NOT do an 'EOI' cycle.
113 /* No EOI cycle used here */
126 * Local APIC periodic timer handler.
137 movl $lapic_handle_timer, %eax
143 * Local APIC CMCI handler.
153 movl $lapic_handle_cmc, %eax
158 * Local APIC error interrupt handler.
168 movl $lapic_handle_error, %eax
174 * Xen event channel upcall interrupt handler.
175 * Only used when the hypervisor supports direct vector callbacks.
179 IDTVEC(xen_intr_upcall)
185 movl $xen_arch_intr_handle_upcall, %eax
193 * Global address space TLB shootdown.
207 movl $invltlb_handler, %eax
212 * Single page TLB shootdown
221 movl $invlpg_handler, %eax
226 * Page range TLB shootdown.
235 movl $invlrng_handler, %eax
249 movl $invlcache_handler, %eax
254 * Handler for IPIs sent via the per-cpu IPI bitmap.
258 IDTVEC(ipi_intr_bitmap_handler)
264 movl $ipi_bitmap_handler, %eax
269 * Executed by a CPU when it receives an IPI_STOP from another CPU.
279 movl $cpustop_handler, %eax
284 * Executed by a CPU when it receives an IPI_SUSPEND from another CPU.
294 movl $cpususpend_handler, %eax
299 * Executed by a CPU when it receives an IPI_SWI.
309 movl $ipi_swi_handler, %eax
314 * Executed by a CPU when it receives a RENDEZVOUS IPI from another CPU.
316 * - Calls the generic rendezvous action function.
326 movl PCPU(CPUID), %eax
327 movl ipi_rendezvous_counts(,%eax,4), %eax
330 movl $smp_rendezvous_action, %eax