1 /* $OpenBSD: mips_opcode.h,v 1.2 1999/01/27 04:46:05 imp Exp $ */
4 * SPDX-License-Identifier: BSD-3-Clause
6 * Copyright (c) 1992, 1993
7 * The Regents of the University of California. All rights reserved.
9 * This code is derived from software contributed to Berkeley by
12 * Redistribution and use in source and binary forms, with or without
13 * modification, are permitted provided that the following conditions
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in the
19 * documentation and/or other materials provided with the distribution.
20 * 3. Neither the name of the University nor the names of its contributors
21 * may be used to endorse or promote products derived from this software
22 * without specific prior written permission.
24 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
25 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
30 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
31 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
32 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
33 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
36 * from: @(#)mips_opcode.h 8.1 (Berkeley) 6/10/93
37 * JNPR: mips_opcode.h,v 1.1 2006/08/07 05:38:57 katta
41 #ifndef _MACHINE_MIPS_OPCODE_H_
42 #define _MACHINE_MIPS_OPCODE_H_
45 * Define the instruction formats and opcode values for the
46 * MIPS instruction set.
48 #include <machine/endian.h>
51 * Define the instruction formats.
56 #if BYTE_ORDER == BIG_ENDIAN
79 unsigned op: 6; /* always '0x11' */
80 unsigned : 1; /* always '1' */
88 #if BYTE_ORDER == LITTLE_ENDIAN
116 unsigned : 1; /* always '1' */
117 unsigned op: 6; /* always '0x11' */
122 /* instruction field decoding macros */
123 #define MIPS_INST_OPCODE(val) (val >> 26)
124 #define MIPS_INST_RS(val) ((val & 0x03e00000) >> 21)
125 #define MIPS_INST_RT(val) ((val & 0x001f0000) >> 16)
126 #define MIPS_INST_IMM(val) ((val & 0x0000ffff))
128 #define MIPS_INST_RD(val) ((val & 0x0000f800) >> 11)
129 #define MIPS_INST_SA(val) ((val & 0x000007c0) >> 6)
130 #define MIPS_INST_FUNC(val) (val & 0x0000003f)
132 #define MIPS_INST_INDEX(val) (val & 0x03ffffff)
135 * the mips opcode and function table use a 3bit row and 3bit col
136 * number we define the following macro for easy transcribing
139 #define MIPS_OPCODE(r, c) (((r & 0x07) << 3) | (c & 0x07))
142 * Values for the 'op' field.
144 #define OP_SPECIAL 000
153 #define OP_REGIMM OP_BCOND
173 #define OP_COP1X OP_COP3
176 #define OP_DADDIU 031
180 #define OP_SPECIAL2 034
183 #define OP_SPECIAL3 037
212 #define OP_PREF OP_LWC3
224 * Values for the 'func' field when 'op' == OP_SPECIAL.
234 #define OP_F_SLL OP_SLL
235 #define OP_F_MOVCI OP_MOVCI
236 #define OP_F_SRL OP_SRL
237 #define OP_F_SRA OP_SRA
238 #define OP_F_SLLV OP_SLLV
239 #define OP_F_SRLV OP_SRLV
240 #define OP_F_SRAV OP_SRAV
246 #define OP_SYSCALL 014
250 #define OP_F_JR OP_JR
251 #define OP_F_JALR OP_JALR
252 #define OP_F_MOVZ OP_MOVZ
253 #define OP_F_MOVN OP_MOVN
254 #define OP_F_SYSCALL OP_SYSCALL
255 #define OP_F_BREAK OP_BREAK
256 #define OP_F_SYNC OP_SYNC
266 #define OP_F_MFHI OP_MFHI
267 #define OP_F_MTHI OP_MTHI
268 #define OP_F_MFLO OP_MFLO
269 #define OP_F_MTLO OP_MTLO
270 #define OP_F_DSLLV OP_DSLLV
271 #define OP_F_DSRLV OP_DSRLV
272 #define OP_F_DSRAV OP_DSRAV
279 #define OP_DMULTU 035
283 #define OP_F_MULT OP_MULT
284 #define OP_F_MULTU OP_MULTU
285 #define OP_F_DIV OP_DIV
286 #define OP_F_DIVU OP_DIVU
287 #define OP_F_DMULT OP_DMULT
288 #define OP_F_DMULTU OP_DMULTU
289 #define OP_F_DDIV OP_DDIV
290 #define OP_F_DDIVU OP_DDIVU
301 #define OP_F_ADD OP_ADD
302 #define OP_F_ADDU OP_ADDU
303 #define OP_F_SUB OP_SUB
304 #define OP_F_SUBU OP_SUBU
305 #define OP_F_AND OP_AND
306 #define OP_F_OR OP_OR
307 #define OP_F_XOR OP_XOR
308 #define OP_F_NOR OP_NOR
317 #define OP_F_SLT OP_SLT
318 #define OP_F_SLTU OP_SLTU
319 #define OP_F_DADD OP_DADD
320 #define OP_F_DADDU OP_DADDU
321 #define OP_F_DSUB OP_DSUB
322 #define OP_F_DSUBU OP_DSUBU
331 #define OP_F_TGE OP_TGE
332 #define OP_F_TGEU OP_TGEU
333 #define OP_F_TLT OP_TLT
334 #define OP_F_TLTU OP_TLTU
335 #define OP_F_TEQ OP_TEQ
336 #define OP_F_TNE OP_TNE
341 #define OP_DSLL32 074
342 #define OP_DSRL32 076
343 #define OP_DSRA32 077
345 #define OP_F_DSLL OP_DSLL
346 #define OP_F_DSRL OP_DSRL
347 #define OP_F_DSRA OP_DSRA
348 #define OP_F_DSLL32 OP_DSLL32
349 #define OP_F_DSRL32 OP_DSRL32
350 #define OP_F_DSRA32 OP_DSRA32
353 * The REGIMM - register immediate instructions are further
354 * decoded using this table that has 2bit row numbers, hence
355 * a need for a new helper macro.
358 #define MIPS_ROP(r, c) ((r & 0x03) << 3) | (c & 0x07)
361 * Values for the 'func' field when 'op' == OP_BCOND.
368 #define OP_R_BLTZ OP_BLTZ
369 #define OP_R_BGEZ OP_BGEZ
370 #define OP_R_BLTZL OP_BLTZL
371 #define OP_R_BGEZL OP_BGEZL
380 #define OP_R_TGEI OP_TGEI
381 #define OP_R_TGEIU OP_TGEIU
382 #define OP_R_TLTI OP_TLTI
383 #define OP_R_TLTIU OP_TLTIU
384 #define OP_R_TEQI OP_TEQI
385 #define OP_R_TNEI OP_TNEI
387 #define OP_BLTZAL 020
388 #define OP_BGEZAL 021
389 #define OP_BLTZALL 022
390 #define OP_BGEZALL 023
392 #define OP_R_BLTZAL OP_BLTZAL
393 #define OP_R_BGEZAL OP_BGEZAL
394 #define OP_R_BLTZALL OP_BLTZALL
395 #define OP_R_BGEZALL OP_BGEZALL
398 * Values for the 'func' field when 'op' == OP_SPECIAL3.
403 * Values for the 'rs' field when 'op' == OP_COPz.
415 * Values for the 'rt' field when 'op' == OP_COPz.
417 #define COPz_BC_TF_MASK 0x01
418 #define COPz_BC_TRUE 0x01
419 #define COPz_BC_FALSE 0x00
420 #define COPz_BCL_TF_MASK 0x02
421 #define COPz_BCL_TRUE 0x02
422 #define COPz_BCL_FALSE 0x00
424 #endif /* !_MACHINE_MIPS_OPCODE_H_ */