1 /* $OpenBSD: mips_opcode.h,v 1.2 1999/01/27 04:46:05 imp Exp $ */
4 * SPDX-License-Identifier: BSD-3-Clause
6 * Copyright (c) 1992, 1993
7 * The Regents of the University of California. All rights reserved.
9 * This code is derived from software contributed to Berkeley by
12 * Redistribution and use in source and binary forms, with or without
13 * modification, are permitted provided that the following conditions
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in the
19 * documentation and/or other materials provided with the distribution.
20 * 3. Neither the name of the University nor the names of its contributors
21 * may be used to endorse or promote products derived from this software
22 * without specific prior written permission.
24 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
25 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
30 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
31 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
32 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
33 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
36 * from: @(#)mips_opcode.h 8.1 (Berkeley) 6/10/93
37 * JNPR: mips_opcode.h,v 1.1 2006/08/07 05:38:57 katta
41 #ifndef _MACHINE_MIPS_OPCODE_H_
42 #define _MACHINE_MIPS_OPCODE_H_
45 * Define the instruction formats and opcode values for the
46 * MIPS instruction set.
48 #include <machine/endian.h>
51 * Define the instruction formats.
56 #if BYTE_ORDER == BIG_ENDIAN
79 unsigned op: 6; /* always '0x11' */
80 unsigned : 1; /* always '1' */
88 #if BYTE_ORDER == LITTLE_ENDIAN
116 unsigned : 1; /* always '1' */
117 unsigned op: 6; /* always '0x11' */
122 /* instruction field decoding macros */
123 #define MIPS_INST_OPCODE(val) (val >> 26)
124 #define MIPS_INST_RS(val) ((val & 0x03e00000) >> 21)
125 #define MIPS_INST_RT(val) ((val & 0x001f0000) >> 16)
126 #define MIPS_INST_IMM(val) ((val & 0x0000ffff))
128 #define MIPS_INST_RD(val) ((val & 0x0000f800) >> 11)
129 #define MIPS_INST_SA(val) ((val & 0x000007c0) >> 6)
130 #define MIPS_INST_FUNC(val) (val & 0x0000003f)
132 #define MIPS_INST_INDEX(val) (val & 0x03ffffff)
135 * the mips opcode and function table use a 3bit row and 3bit col
136 * number we define the following macro for easy transcribing
139 #define MIPS_OPCODE(r, c) (((r & 0x07) << 3) | (c & 0x07))
143 * Values for the 'op' field.
145 #define OP_SPECIAL 000
154 #define OP_REGIMM OP_BCOND
174 #define OP_COP1X OP_COP3
177 #define OP_DADDIU 031
181 #define OP_SPECIAL2 034
184 #define OP_SPECIAL3 037
213 #define OP_PREF OP_LWC3
225 * Values for the 'func' field when 'op' == OP_SPECIAL.
235 #define OP_F_SLL OP_SLL
236 #define OP_F_MOVCI OP_MOVCI
237 #define OP_F_SRL OP_SRL
238 #define OP_F_SRA OP_SRA
239 #define OP_F_SLLV OP_SLLV
240 #define OP_F_SRLV OP_SRLV
241 #define OP_F_SRAV OP_SRAV
247 #define OP_SYSCALL 014
251 #define OP_F_JR OP_JR
252 #define OP_F_JALR OP_JALR
253 #define OP_F_MOVZ OP_MOVZ
254 #define OP_F_MOVN OP_MOVN
255 #define OP_F_SYSCALL OP_SYSCALL
256 #define OP_F_BREAK OP_BREAK
257 #define OP_F_SYNC OP_SYNC
267 #define OP_F_MFHI OP_MFHI
268 #define OP_F_MTHI OP_MTHI
269 #define OP_F_MFLO OP_MFLO
270 #define OP_F_MTLO OP_MTLO
271 #define OP_F_DSLLV OP_DSLLV
272 #define OP_F_DSRLV OP_DSRLV
273 #define OP_F_DSRAV OP_DSRAV
280 #define OP_DMULTU 035
284 #define OP_F_MULT OP_MULT
285 #define OP_F_MULTU OP_MULTU
286 #define OP_F_DIV OP_DIV
287 #define OP_F_DIVU OP_DIVU
288 #define OP_F_DMULT OP_DMULT
289 #define OP_F_DMULTU OP_DMULTU
290 #define OP_F_DDIV OP_DDIV
291 #define OP_F_DDIVU OP_DDIVU
302 #define OP_F_ADD OP_ADD
303 #define OP_F_ADDU OP_ADDU
304 #define OP_F_SUB OP_SUB
305 #define OP_F_SUBU OP_SUBU
306 #define OP_F_AND OP_AND
307 #define OP_F_OR OP_OR
308 #define OP_F_XOR OP_XOR
309 #define OP_F_NOR OP_NOR
318 #define OP_F_SLT OP_SLT
319 #define OP_F_SLTU OP_SLTU
320 #define OP_F_DADD OP_DADD
321 #define OP_F_DADDU OP_DADDU
322 #define OP_F_DSUB OP_DSUB
323 #define OP_F_DSUBU OP_DSUBU
332 #define OP_F_TGE OP_TGE
333 #define OP_F_TGEU OP_TGEU
334 #define OP_F_TLT OP_TLT
335 #define OP_F_TLTU OP_TLTU
336 #define OP_F_TEQ OP_TEQ
337 #define OP_F_TNE OP_TNE
342 #define OP_DSLL32 074
343 #define OP_DSRL32 076
344 #define OP_DSRA32 077
346 #define OP_F_DSLL OP_DSLL
347 #define OP_F_DSRL OP_DSRL
348 #define OP_F_DSRA OP_DSRA
349 #define OP_F_DSLL32 OP_DSLL32
350 #define OP_F_DSRL32 OP_DSRL32
351 #define OP_F_DSRA32 OP_DSRA32
354 * The REGIMM - register immediate instructions are further
355 * decoded using this table that has 2bit row numbers, hence
356 * a need for a new helper macro.
359 #define MIPS_ROP(r, c) ((r & 0x03) << 3) | (c & 0x07)
362 * Values for the 'func' field when 'op' == OP_BCOND.
369 #define OP_R_BLTZ OP_BLTZ
370 #define OP_R_BGEZ OP_BGEZ
371 #define OP_R_BLTZL OP_BLTZL
372 #define OP_R_BGEZL OP_BGEZL
381 #define OP_R_TGEI OP_TGEI
382 #define OP_R_TGEIU OP_TGEIU
383 #define OP_R_TLTI OP_TLTI
384 #define OP_R_TLTIU OP_TLTIU
385 #define OP_R_TEQI OP_TEQI
386 #define OP_R_TNEI OP_TNEI
388 #define OP_BLTZAL 020
389 #define OP_BGEZAL 021
390 #define OP_BLTZALL 022
391 #define OP_BGEZALL 023
393 #define OP_R_BLTZAL OP_BLTZAL
394 #define OP_R_BGEZAL OP_BGEZAL
395 #define OP_R_BLTZALL OP_BLTZALL
396 #define OP_R_BGEZALL OP_BGEZALL
399 * Values for the 'func' field when 'op' == OP_SPECIAL3.
404 * Values for the 'rs' field when 'op' == OP_COPz.
416 * Values for the 'rt' field when 'op' == OP_COPz.
418 #define COPz_BC_TF_MASK 0x01
419 #define COPz_BC_TRUE 0x01
420 #define COPz_BC_FALSE 0x00
421 #define COPz_BCL_TF_MASK 0x02
422 #define COPz_BCL_TRUE 0x02
423 #define COPz_BCL_FALSE 0x00
425 #endif /* !_MACHINE_MIPS_OPCODE_H_ */