2 * Copyright (c) 2006-2007 Bruce M. Simpson.
3 * Copyright (c) 2003-2004 Juli Mallett.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
29 * Simple driver for the 32-bit interval counter built in to all
33 #include <sys/cdefs.h>
34 __FBSDID("$FreeBSD$");
36 #include <sys/param.h>
37 #include <sys/systm.h>
38 #include <sys/sysctl.h>
40 #include <sys/kernel.h>
41 #include <sys/module.h>
43 #include <sys/power.h>
46 #include <sys/timeet.h>
47 #include <sys/timetc.h>
49 #include <machine/hwfunc.h>
50 #include <machine/clock.h>
51 #include <machine/locore.h>
52 #include <machine/md_var.h>
53 #include <machine/intr_machdep.h>
54 #include <mips/rmi/interrupt.h>
56 uint64_t counter_freq;
58 struct timecounter *platform_timecounter;
60 static DPCPU_DEFINE(uint32_t, cycles_per_tick);
61 static uint32_t cycles_per_usec;
63 static DPCPU_DEFINE(volatile uint32_t, counter_upper);
64 static DPCPU_DEFINE(volatile uint32_t, counter_lower_last);
65 static DPCPU_DEFINE(uint32_t, compare_ticks);
66 static DPCPU_DEFINE(uint32_t, lost_ticks);
70 struct resource *intr_res;
72 struct timecounter tc;
75 static struct clock_softc *softc;
80 static int clock_probe(device_t);
81 static void clock_identify(driver_t *, device_t);
82 static int clock_attach(device_t);
83 static unsigned counter_get_timecount(struct timecounter *tc);
86 mips_timer_early_init(uint64_t clock_hz)
88 /* Initialize clock early so that we can use DELAY sooner */
89 counter_freq = clock_hz;
90 cycles_per_usec = (clock_hz / (1000 * 1000));
94 platform_initclocks(void)
97 if (platform_timecounter != NULL)
98 tc_init(platform_timecounter);
106 uint32_t t_lower_last, t_upper;
109 * Disable preemption because we are working with cpu specific data.
114 * Note that even though preemption is disabled, interrupts are
115 * still enabled. In particular there is a race with clock_intr()
116 * reading the values of 'counter_upper' and 'counter_lower_last'.
118 * XXX this depends on clock_intr() being executed periodically
119 * so that 'counter_upper' and 'counter_lower_last' are not stale.
122 t_upper = DPCPU_GET(counter_upper);
123 t_lower_last = DPCPU_GET(counter_lower_last);
124 } while (t_upper != DPCPU_GET(counter_upper));
126 ticktock = mips_rd_count();
130 /* COUNT register wrapped around */
131 if (ticktock < t_lower_last)
134 ret = ((uint64_t)t_upper << 32) | ticktock;
139 mips_timer_init_params(uint64_t platform_counter_freq, int double_count)
143 * XXX: Do not use printf here: uart code 8250 may use DELAY so this
144 * function should be called before cninit.
146 counter_freq = platform_counter_freq;
148 * XXX: Some MIPS32 cores update the Count register only every two
150 * We know this because of status registers in CP0, make it automatic.
152 if (double_count != 0)
155 cycles_per_usec = counter_freq / (1 * 1000 * 1000);
156 set_cputicker(tick_ticker, counter_freq, 1);
160 sysctl_machdep_counter_freq(SYSCTL_HANDLER_ARGS)
168 error = sysctl_handle_64(oidp, &freq, sizeof(freq), req);
169 if (error == 0 && req->newptr != NULL) {
171 softc->et.et_frequency = counter_freq;
172 softc->tc.tc_frequency = counter_freq;
177 SYSCTL_PROC(_machdep, OID_AUTO, counter_freq, CTLTYPE_U64 | CTLFLAG_RW,
178 NULL, 0, sysctl_machdep_counter_freq, "QU",
179 "Timecounter frequency in Hz");
182 counter_get_timecount(struct timecounter *tc)
185 return (mips_rd_count());
189 * Wait for about n microseconds (at least!).
194 uint32_t cur, last, delta, usecs;
197 * This works by polling the timer and counting the number of
198 * microseconds that go by.
200 last = mips_rd_count();
204 cur = mips_rd_count();
206 /* Check to see if the timer has wrapped around. */
208 delta += cur + (0xffffffff - last) + 1;
214 if (delta >= cycles_per_usec) {
215 usecs += delta / cycles_per_usec;
216 delta %= cycles_per_usec;
222 clock_start(struct eventtimer *et,
223 struct bintime *first, struct bintime *period)
225 uint32_t fdiv, div, next;
227 if (period != NULL) {
228 div = (et->et_frequency * (period->frac >> 32)) >> 32;
229 if (period->sec != 0)
230 div += et->et_frequency * period->sec;
234 fdiv = (et->et_frequency * (first->frac >> 32)) >> 32;
236 fdiv += et->et_frequency * first->sec;
239 DPCPU_SET(cycles_per_tick, div);
240 next = mips_rd_count() + fdiv;
241 DPCPU_SET(compare_ticks, next);
242 mips_wr_compare(next);
247 clock_stop(struct eventtimer *et)
250 DPCPU_SET(cycles_per_tick, 0);
251 mips_wr_compare(0xffffffff);
256 * Device section of file below
259 clock_intr(void *arg)
261 struct clock_softc *sc = (struct clock_softc *)arg;
262 uint32_t cycles_per_tick;
263 uint32_t count, compare_last, compare_next, lost_ticks;
265 cycles_per_tick = DPCPU_GET(cycles_per_tick);
267 * Set next clock edge.
269 count = mips_rd_count();
270 compare_last = DPCPU_GET(compare_ticks);
271 if (cycles_per_tick > 0) {
272 compare_next = count + cycles_per_tick;
273 DPCPU_SET(compare_ticks, compare_next);
274 mips_wr_compare(compare_next);
275 } else /* In one-shot mode timer should be stopped after the event. */
276 mips_wr_compare(0xffffffff);
278 /* COUNT register wrapped around */
279 if (count < DPCPU_GET(counter_lower_last)) {
280 DPCPU_SET(counter_upper, DPCPU_GET(counter_upper) + 1);
282 DPCPU_SET(counter_lower_last, count);
284 if (cycles_per_tick > 0) {
287 * Account for the "lost time" between when the timer interrupt
288 * fired and when 'clock_intr' actually started executing.
290 lost_ticks = DPCPU_GET(lost_ticks);
291 lost_ticks += count - compare_last;
294 * If the COUNT and COMPARE registers are no longer in sync
295 * then make up some reasonable value for the 'lost_ticks'.
297 * This could happen, for e.g., after we resume normal
298 * operations after exiting the debugger.
300 if (lost_ticks > 2 * cycles_per_tick)
301 lost_ticks = cycles_per_tick;
303 while (lost_ticks >= cycles_per_tick) {
304 if (sc->et.et_active)
305 sc->et.et_event_cb(&sc->et, sc->et.et_arg);
306 lost_ticks -= cycles_per_tick;
308 DPCPU_SET(lost_ticks, lost_ticks);
310 if (sc->et.et_active)
311 sc->et.et_event_cb(&sc->et, sc->et.et_arg);
312 return (FILTER_HANDLED);
316 clock_probe(device_t dev)
319 if (device_get_unit(dev) != 0)
320 panic("can't attach more clocks");
322 device_set_desc(dev, "Generic MIPS32 ticker");
327 clock_identify(driver_t * drv, device_t parent)
330 BUS_ADD_CHILD(parent, 0, "clock", 0);
334 clock_attach(device_t dev)
336 struct clock_softc *sc;
338 softc = sc = device_get_softc(dev);
339 cpu_establish_hardintr("compare", clock_intr, NULL,
340 sc, IRQ_TIMER, INTR_TYPE_CLK, &sc->intr_handler);
342 sc->tc.tc_get_timecount = counter_get_timecount;
343 sc->tc.tc_counter_mask = 0xffffffff;
344 sc->tc.tc_frequency = counter_freq;
345 sc->tc.tc_name = "MIPS32";
346 sc->tc.tc_quality = 800;
349 sc->et.et_name = "MIPS32";
350 sc->et.et_flags = ET_FLAGS_PERIODIC | ET_FLAGS_ONESHOT |
352 sc->et.et_quality = 800;
353 sc->et.et_frequency = counter_freq;
354 sc->et.et_min_period.sec = 0;
355 sc->et.et_min_period.frac = 0x00004000LLU << 32; /* To be safe. */
356 sc->et.et_max_period.sec = 0xfffffffeU / sc->et.et_frequency;
357 sc->et.et_max_period.frac =
358 ((0xfffffffeLLU << 32) / sc->et.et_frequency) << 32;
359 sc->et.et_start = clock_start;
360 sc->et.et_stop = clock_stop;
362 et_register(&sc->et);
366 static device_method_t clock_methods[] = {
367 /* Device interface */
368 DEVMETHOD(device_probe, clock_probe),
369 DEVMETHOD(device_identify, clock_identify),
370 DEVMETHOD(device_attach, clock_attach),
371 DEVMETHOD(device_detach, bus_generic_detach),
372 DEVMETHOD(device_shutdown, bus_generic_shutdown),
377 static driver_t clock_driver = {
380 sizeof(struct clock_softc),
383 static devclass_t clock_devclass;
385 DRIVER_MODULE(clock, nexus, clock_driver, clock_devclass, 0, 0);