1 /* $OpenBSD: yukonreg.h,v 1.2 2003/08/12 05:23:06 nate Exp $ */
3 * Copyright (c) 2003 Nathan L. Binkert <binkertn@umich.edu>
5 * Permission to use, copy, modify, and distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
20 /* General Purpose Status Register (GPSR) */
21 #define YUKON_GPSR 0x0000
23 #define YU_GPSR_SPEED 0x8000 /* speed 0 - 10Mbps, 1 - 100Mbps */
24 #define YU_GPSR_DUPLEX 0x4000 /* 0 - half duplex, 1 - full duplex */
25 #define YU_GPSR_FCTL_TX 0x2000 /* flow control */
26 #define YU_GPSR_LINK 0x1000 /* link status (down/up) */
27 #define YU_GPSR_PAUSE 0x0800 /* flow control enable/disable */
28 #define YU_GPSR_TX_IN_PROG 0x0400 /* transmit in progress */
29 #define YU_GPSR_EXCESS_COL 0x0200 /* excessive collisions occurred */
30 #define YU_GPSR_LATE_COL 0x0100 /* late collision occurred */
31 #define YU_GPSR_MII_PHY_STC 0x0020 /* MII PHY status change */
32 #define YU_GPSR_GIG_SPEED 0x0010 /* Gigabit Speed (0 - use speed bit) */
33 #define YU_GPSR_PARTITION 0x0008 /* partition mode */
34 #define YU_GPSR_FCTL_RX 0x0004 /* flow control enable/disable */
35 #define YU_GPSR_PROMS_EN 0x0002 /* promiscuous mode enable/disable */
37 /* General Purpose Control Register (GPCR) */
38 #define YUKON_GPCR 0x0004
40 #define YU_GPCR_FCTL_TX 0x2000 /* Transmit flow control 802.3x */
41 #define YU_GPCR_TXEN 0x1000 /* Transmit Enable */
42 #define YU_GPCR_RXEN 0x0800 /* Receive Enable */
43 #define YU_GPCR_LPBK 0x0200 /* Loopback Enable */
44 #define YU_GPCR_PAR 0x0100 /* Partition Enable */
45 #define YU_GPCR_GIG 0x0080 /* Gigabit Speed */
46 #define YU_GPCR_FLP 0x0040 /* Force Link Pass */
47 #define YU_GPCR_DUPLEX 0x0020 /* Duplex Enable */
48 #define YU_GPCR_FCTL_RX 0x0010 /* Receive flow control 802.3x */
49 #define YU_GPCR_SPEED 0x0008 /* Port Speed */
50 #define YU_GPCR_DPLX_EN 0x0004 /* Enable Auto-Update for duplex */
51 #define YU_GPCR_FCTL_EN 0x0002 /* Enabel Auto-Update for 802.3x */
52 #define YU_GPCR_SPEED_EN 0x0001 /* Enable Auto-Update for speed */
54 /* Transmit Control Register (TCR) */
55 #define YUKON_TCR 0x0008
57 #define YU_TCR_FJ 0x8000 /* force jam / flow control */
58 #define YU_TCR_CRCD 0x4000 /* insert CRC (0 - enable) */
59 #define YU_TCR_PADD 0x2000 /* pad packets to 64b (0 - enable) */
60 #define YU_TCR_COLTH 0x1c00 /* collision threshold */
62 /* Receive Control Register (RCR) */
63 #define YUKON_RCR 0x000c
65 #define YU_RCR_UFLEN 0x8000 /* unicast filter enable */
66 #define YU_RCR_MUFLEN 0x4000 /* multicast filter enable */
67 #define YU_RCR_CRCR 0x2000 /* remove CRC */
68 #define YU_RCR_PASSFC 0x1000 /* pass flow control packets */
70 /* Transmit Flow Control Register (TFCR) */
71 #define YUKON_TFCR 0x0010 /* Pause Time */
73 /* Transmit Parameter Register (TPR) */
74 #define YUKON_TPR 0x0014
76 #define YU_TPR_JAM_LEN(x) (((x) & 0x3) << 14)
77 #define YU_TPR_JAM_IPG(x) (((x) & 0x1f) << 9)
78 #define YU_TPR_JAM2DATA_IPG(x) (((x) & 0x1f) << 4)
80 /* Serial Mode Register (SMR) */
81 #define YUKON_SMR 0x0018
83 #define YU_SMR_DATA_BLIND(x) (((x) & 0x1f) << 11)
84 #define YU_SMR_LIMIT4 0x0400 /* reset after 16 / 4 collisions */
85 #define YU_SMR_MFL_JUMBO 0x0100 /* max frame length for jumbo frames */
86 #define YU_SMR_MFL_VLAN 0x0200 /* max frame length + vlan tag */
87 #define YU_SMR_IPG_DATA(x) ((x) & 0x1f)
89 /* Source Address Low #1 (SAL1) */
90 #define YUKON_SAL1 0x001c /* SA1[15:0] */
92 /* Source Address Middle #1 (SAM1) */
93 #define YUKON_SAM1 0x0020 /* SA1[31:16] */
95 /* Source Address High #1 (SAH1) */
96 #define YUKON_SAH1 0x0024 /* SA1[47:32] */
98 /* Source Address Low #2 (SAL2) */
99 #define YUKON_SAL2 0x0028 /* SA2[15:0] */
101 /* Source Address Middle #2 (SAM2) */
102 #define YUKON_SAM2 0x002c /* SA2[31:16] */
104 /* Source Address High #2 (SAH2) */
105 #define YUKON_SAH2 0x0030 /* SA2[47:32] */
107 /* Multicatst Address Hash Register 1 (MCAH1) */
108 #define YUKON_MCAH1 0x0034
110 /* Multicatst Address Hash Register 2 (MCAH2) */
111 #define YUKON_MCAH2 0x0038
113 /* Multicatst Address Hash Register 3 (MCAH3) */
114 #define YUKON_MCAH3 0x003c
116 /* Multicatst Address Hash Register 4 (MCAH4) */
117 #define YUKON_MCAH4 0x0040
119 /* Transmit Interrupt Register (TIR) */
120 #define YUKON_TIR 0x0044
122 #define YU_TIR_OUT_UNICAST 0x0001 /* Num Unicast Packets Transmitted */
123 #define YU_TIR_OUT_BROADCAST 0x0002 /* Num Broadcast Packets Transmitted */
124 #define YU_TIR_OUT_PAUSE 0x0004 /* Num Pause Packets Transmitted */
125 #define YU_TIR_OUT_MULTICAST 0x0008 /* Num Multicast Packets Transmitted */
126 #define YU_TIR_OUT_OCTETS 0x0030 /* Num Bytes Transmitted */
127 #define YU_TIR_OUT_64_OCTETS 0x0000 /* Num Packets Transmitted */
128 #define YU_TIR_OUT_127_OCTETS 0x0000 /* Num Packets Transmitted */
129 #define YU_TIR_OUT_255_OCTETS 0x0000 /* Num Packets Transmitted */
130 #define YU_TIR_OUT_511_OCTETS 0x0000 /* Num Packets Transmitted */
131 #define YU_TIR_OUT_1023_OCTETS 0x0000 /* Num Packets Transmitted */
132 #define YU_TIR_OUT_1518_OCTETS 0x0000 /* Num Packets Transmitted */
133 #define YU_TIR_OUT_MAX_OCTETS 0x0000 /* Num Packets Transmitted */
134 #define YU_TIR_OUT_SPARE 0x0000 /* Num Packets Transmitted */
135 #define YU_TIR_OUT_COLLISIONS 0x0000 /* Num Packets Transmitted */
136 #define YU_TIR_OUT_LATE 0x0000 /* Num Packets Transmitted */
138 /* Receive Interrupt Register (RIR) */
139 #define YUKON_RIR 0x0048
141 /* Transmit and Receive Interrupt Register (TRIR) */
142 #define YUKON_TRIR 0x004c
144 /* Transmit Interrupt Mask Register (TIMR) */
145 #define YUKON_TIMR 0x0050
147 /* Receive Interrupt Mask Register (RIMR) */
148 #define YUKON_RIMR 0x0054
150 /* Transmit and Receive Interrupt Mask Register (TRIMR) */
151 #define YUKON_TRIMR 0x0058
153 /* SMI Control Register (SMICR) */
154 #define YUKON_SMICR 0x0080
156 #define YU_SMICR_PHYAD(x) (((x) & 0x1f) << 11)
157 #define YU_SMICR_REGAD(x) (((x) & 0x1f) << 6)
158 #define YU_SMICR_OPCODE 0x0020 /* opcode (0 - write, 1 - read) */
159 #define YU_SMICR_OP_READ 0x0020 /* opcode read */
160 #define YU_SMICR_OP_WRITE 0x0000 /* opcode write */
161 #define YU_SMICR_READ_VALID 0x0010 /* read valid */
162 #define YU_SMICR_BUSY 0x0008 /* busy (writing) */
164 /* SMI Data Register (SMIDR) */
165 #define YUKON_SMIDR 0x0084
167 /* PHY Addres Register (PAR) */
168 #define YUKON_PAR 0x0088
170 #define YU_PAR_MIB_CLR 0x0020 /* MIB Counters Clear Mode */
171 #define YU_PAR_LOAD_TSTCNT 0x0010 /* Load count 0xfffffff0 into cntr */