2 * Copyright (c) 1991 The Regents of the University of California.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 4. Neither the name of the University nor the names of its contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
17 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
29 * from: @(#)specialreg.h 7.1 (Berkeley) 5/9/91
33 #ifndef _MACHINE_SPECIALREG_H_
34 #define _MACHINE_SPECIALREG_H_
37 * Bits in 386 special registers:
39 #define CR0_PE 0x00000001 /* Protected mode Enable */
40 #define CR0_MP 0x00000002 /* "Math" (fpu) Present */
41 #define CR0_EM 0x00000004 /* EMulate FPU instructions. (trap ESC only) */
42 #define CR0_TS 0x00000008 /* Task Switched (if MP, trap ESC and WAIT) */
43 #define CR0_PG 0x80000000 /* PaGing enable */
46 * Bits in 486 special registers:
48 #define CR0_NE 0x00000020 /* Numeric Error enable (EX16 vs IRQ13) */
49 #define CR0_WP 0x00010000 /* Write Protect (honor page protect in
51 #define CR0_AM 0x00040000 /* Alignment Mask (set to enable AC flag) */
52 #define CR0_NW 0x20000000 /* Not Write-through */
53 #define CR0_CD 0x40000000 /* Cache Disable */
55 #define CR3_PCID_SAVE 0x8000000000000000
56 #define CR3_PCID_MASK 0xfff
59 * Bits in PPro special registers
61 #define CR4_VME 0x00000001 /* Virtual 8086 mode extensions */
62 #define CR4_PVI 0x00000002 /* Protected-mode virtual interrupts */
63 #define CR4_TSD 0x00000004 /* Time stamp disable */
64 #define CR4_DE 0x00000008 /* Debugging extensions */
65 #define CR4_PSE 0x00000010 /* Page size extensions */
66 #define CR4_PAE 0x00000020 /* Physical address extension */
67 #define CR4_MCE 0x00000040 /* Machine check enable */
68 #define CR4_PGE 0x00000080 /* Page global enable */
69 #define CR4_PCE 0x00000100 /* Performance monitoring counter enable */
70 #define CR4_FXSR 0x00000200 /* Fast FPU save/restore used by OS */
71 #define CR4_XMM 0x00000400 /* enable SIMD/MMX2 to use except 16 */
72 #define CR4_VMXE 0x00002000 /* enable VMX operation (Intel-specific) */
73 #define CR4_FSGSBASE 0x00010000 /* Enable FS/GS BASE accessing instructions */
74 #define CR4_PCIDE 0x00020000 /* Enable Context ID */
75 #define CR4_XSAVE 0x00040000 /* XSETBV/XGETBV */
76 #define CR4_SMEP 0x00100000 /* Supervisor-Mode Execution Prevention */
79 * Bits in AMD64 special registers. EFER is 64 bits wide.
81 #define EFER_SCE 0x000000001 /* System Call Extensions (R/W) */
82 #define EFER_LME 0x000000100 /* Long mode enable (R/W) */
83 #define EFER_LMA 0x000000400 /* Long mode active (R) */
84 #define EFER_NXE 0x000000800 /* PTE No-Execute bit enable (R/W) */
85 #define EFER_SVM 0x000001000 /* SVM enable bit for AMD, reserved for Intel */
86 #define EFER_LMSLE 0x000002000 /* Long Mode Segment Limit Enable */
87 #define EFER_FFXSR 0x000004000 /* Fast FXSAVE/FSRSTOR */
88 #define EFER_TCE 0x000008000 /* Translation Cache Extension */
91 * Intel Extended Features registers
93 #define XCR0 0 /* XFEATURE_ENABLED_MASK register */
95 #define XFEATURE_ENABLED_X87 0x00000001
96 #define XFEATURE_ENABLED_SSE 0x00000002
97 #define XFEATURE_ENABLED_YMM_HI128 0x00000004
98 #define XFEATURE_ENABLED_AVX XFEATURE_ENABLED_YMM_HI128
99 #define XFEATURE_ENABLED_BNDREGS 0x00000008
100 #define XFEATURE_ENABLED_BNDCSR 0x00000010
101 #define XFEATURE_ENABLED_OPMASK 0x00000020
102 #define XFEATURE_ENABLED_ZMM_HI256 0x00000040
103 #define XFEATURE_ENABLED_HI16_ZMM 0x00000080
105 #define XFEATURE_AVX \
106 (XFEATURE_ENABLED_X87 | XFEATURE_ENABLED_SSE | XFEATURE_ENABLED_AVX)
107 #define XFEATURE_AVX512 \
108 (XFEATURE_ENABLED_OPMASK | XFEATURE_ENABLED_ZMM_HI256 | \
109 XFEATURE_ENABLED_HI16_ZMM)
110 #define XFEATURE_MPX \
111 (XFEATURE_ENABLED_BNDREGS | XFEATURE_ENABLED_BNDCSR)
114 * CPUID instruction features register
116 #define CPUID_FPU 0x00000001
117 #define CPUID_VME 0x00000002
118 #define CPUID_DE 0x00000004
119 #define CPUID_PSE 0x00000008
120 #define CPUID_TSC 0x00000010
121 #define CPUID_MSR 0x00000020
122 #define CPUID_PAE 0x00000040
123 #define CPUID_MCE 0x00000080
124 #define CPUID_CX8 0x00000100
125 #define CPUID_APIC 0x00000200
126 #define CPUID_B10 0x00000400
127 #define CPUID_SEP 0x00000800
128 #define CPUID_MTRR 0x00001000
129 #define CPUID_PGE 0x00002000
130 #define CPUID_MCA 0x00004000
131 #define CPUID_CMOV 0x00008000
132 #define CPUID_PAT 0x00010000
133 #define CPUID_PSE36 0x00020000
134 #define CPUID_PSN 0x00040000
135 #define CPUID_CLFSH 0x00080000
136 #define CPUID_B20 0x00100000
137 #define CPUID_DS 0x00200000
138 #define CPUID_ACPI 0x00400000
139 #define CPUID_MMX 0x00800000
140 #define CPUID_FXSR 0x01000000
141 #define CPUID_SSE 0x02000000
142 #define CPUID_XMM 0x02000000
143 #define CPUID_SSE2 0x04000000
144 #define CPUID_SS 0x08000000
145 #define CPUID_HTT 0x10000000
146 #define CPUID_TM 0x20000000
147 #define CPUID_IA64 0x40000000
148 #define CPUID_PBE 0x80000000
150 #define CPUID2_SSE3 0x00000001
151 #define CPUID2_PCLMULQDQ 0x00000002
152 #define CPUID2_DTES64 0x00000004
153 #define CPUID2_MON 0x00000008
154 #define CPUID2_DS_CPL 0x00000010
155 #define CPUID2_VMX 0x00000020
156 #define CPUID2_SMX 0x00000040
157 #define CPUID2_EST 0x00000080
158 #define CPUID2_TM2 0x00000100
159 #define CPUID2_SSSE3 0x00000200
160 #define CPUID2_CNXTID 0x00000400
161 #define CPUID2_SDBG 0x00000800
162 #define CPUID2_FMA 0x00001000
163 #define CPUID2_CX16 0x00002000
164 #define CPUID2_XTPR 0x00004000
165 #define CPUID2_PDCM 0x00008000
166 #define CPUID2_PCID 0x00020000
167 #define CPUID2_DCA 0x00040000
168 #define CPUID2_SSE41 0x00080000
169 #define CPUID2_SSE42 0x00100000
170 #define CPUID2_X2APIC 0x00200000
171 #define CPUID2_MOVBE 0x00400000
172 #define CPUID2_POPCNT 0x00800000
173 #define CPUID2_TSCDLT 0x01000000
174 #define CPUID2_AESNI 0x02000000
175 #define CPUID2_XSAVE 0x04000000
176 #define CPUID2_OSXSAVE 0x08000000
177 #define CPUID2_AVX 0x10000000
178 #define CPUID2_F16C 0x20000000
179 #define CPUID2_RDRAND 0x40000000
180 #define CPUID2_HV 0x80000000
183 * Important bits in the Thermal and Power Management flags
184 * CPUID.6 EAX and ECX.
186 #define CPUTPM1_SENSOR 0x00000001
187 #define CPUTPM1_TURBO 0x00000002
188 #define CPUTPM1_ARAT 0x00000004
189 #define CPUTPM2_EFFREQ 0x00000001
192 * Important bits in the AMD extended cpuid flags
194 #define AMDID_SYSCALL 0x00000800
195 #define AMDID_MP 0x00080000
196 #define AMDID_NX 0x00100000
197 #define AMDID_EXT_MMX 0x00400000
198 #define AMDID_FFXSR 0x02000000
199 #define AMDID_PAGE1GB 0x04000000
200 #define AMDID_RDTSCP 0x08000000
201 #define AMDID_LM 0x20000000
202 #define AMDID_EXT_3DNOW 0x40000000
203 #define AMDID_3DNOW 0x80000000
205 #define AMDID2_LAHF 0x00000001
206 #define AMDID2_CMP 0x00000002
207 #define AMDID2_SVM 0x00000004
208 #define AMDID2_EXT_APIC 0x00000008
209 #define AMDID2_CR8 0x00000010
210 #define AMDID2_ABM 0x00000020
211 #define AMDID2_SSE4A 0x00000040
212 #define AMDID2_MAS 0x00000080
213 #define AMDID2_PREFETCH 0x00000100
214 #define AMDID2_OSVW 0x00000200
215 #define AMDID2_IBS 0x00000400
216 #define AMDID2_XOP 0x00000800
217 #define AMDID2_SKINIT 0x00001000
218 #define AMDID2_WDT 0x00002000
219 #define AMDID2_LWP 0x00008000
220 #define AMDID2_FMA4 0x00010000
221 #define AMDID2_TCE 0x00020000
222 #define AMDID2_NODE_ID 0x00080000
223 #define AMDID2_TBM 0x00200000
224 #define AMDID2_TOPOLOGY 0x00400000
225 #define AMDID2_PCXC 0x00800000
226 #define AMDID2_PNXC 0x01000000
227 #define AMDID2_DBE 0x04000000
228 #define AMDID2_PTSC 0x08000000
229 #define AMDID2_PTSCEL2I 0x10000000
232 * CPUID instruction 1 eax info
234 #define CPUID_STEPPING 0x0000000f
235 #define CPUID_MODEL 0x000000f0
236 #define CPUID_FAMILY 0x00000f00
237 #define CPUID_EXT_MODEL 0x000f0000
238 #define CPUID_EXT_FAMILY 0x0ff00000
240 #define CPUID_TO_MODEL(id) \
241 ((((id) & CPUID_MODEL) >> 4) | \
242 ((((id) & CPUID_FAMILY) >= 0x600) ? \
243 (((id) & CPUID_EXT_MODEL) >> 12) : 0))
244 #define CPUID_TO_FAMILY(id) \
245 ((((id) & CPUID_FAMILY) >> 8) + \
246 ((((id) & CPUID_FAMILY) == 0xf00) ? \
247 (((id) & CPUID_EXT_FAMILY) >> 20) : 0))
249 #define CPUID_TO_MODEL(id) \
250 ((((id) & CPUID_MODEL) >> 4) | \
251 (((id) & CPUID_EXT_MODEL) >> 12))
252 #define CPUID_TO_FAMILY(id) \
253 ((((id) & CPUID_FAMILY) >> 8) + \
254 (((id) & CPUID_EXT_FAMILY) >> 20))
258 * CPUID instruction 1 ebx info
260 #define CPUID_BRAND_INDEX 0x000000ff
261 #define CPUID_CLFUSH_SIZE 0x0000ff00
262 #define CPUID_HTT_CORES 0x00ff0000
263 #define CPUID_LOCAL_APIC_ID 0xff000000
266 * CPUID instruction 5 info
268 #define CPUID5_MON_MIN_SIZE 0x0000ffff /* eax */
269 #define CPUID5_MON_MAX_SIZE 0x0000ffff /* ebx */
270 #define CPUID5_MON_MWAIT_EXT 0x00000001 /* ecx */
271 #define CPUID5_MWAIT_INTRBREAK 0x00000002 /* ecx */
274 * MWAIT cpu power states. Lower 4 bits are sub-states.
276 #define MWAIT_C0 0xf0
277 #define MWAIT_C1 0x00
278 #define MWAIT_C2 0x10
279 #define MWAIT_C3 0x20
280 #define MWAIT_C4 0x30
285 /* Interrupt breaks MWAIT even when masked. */
286 #define MWAIT_INTRBREAK 0x00000001
289 * CPUID instruction 6 ecx info
291 #define CPUID_PERF_STAT 0x00000001
292 #define CPUID_PERF_BIAS 0x00000008
295 * CPUID instruction 0xb ebx info.
297 #define CPUID_TYPE_INVAL 0
298 #define CPUID_TYPE_SMT 1
299 #define CPUID_TYPE_CORE 2
302 * CPUID instruction 0xd Processor Extended State Enumeration Sub-leaf 1
304 #define CPUID_EXTSTATE_XSAVEOPT 0x00000001
305 #define CPUID_EXTSTATE_XSAVEC 0x00000002
306 #define CPUID_EXTSTATE_XINUSE 0x00000004
307 #define CPUID_EXTSTATE_XSAVES 0x00000008
310 * AMD extended function 8000_0007h edx info
312 #define AMDPM_TS 0x00000001
313 #define AMDPM_FID 0x00000002
314 #define AMDPM_VID 0x00000004
315 #define AMDPM_TTP 0x00000008
316 #define AMDPM_TM 0x00000010
317 #define AMDPM_STC 0x00000020
318 #define AMDPM_100MHZ_STEPS 0x00000040
319 #define AMDPM_HW_PSTATE 0x00000080
320 #define AMDPM_TSC_INVARIANT 0x00000100
321 #define AMDPM_CPB 0x00000200
324 * AMD extended function 8000_0008h ecx info
326 #define AMDID_CMP_CORES 0x000000ff
327 #define AMDID_COREID_SIZE 0x0000f000
328 #define AMDID_COREID_SIZE_SHIFT 12
331 * CPUID instruction 7 Structured Extended Features, leaf 0 ebx info
333 #define CPUID_STDEXT_FSGSBASE 0x00000001
334 #define CPUID_STDEXT_TSC_ADJUST 0x00000002
335 #define CPUID_STDEXT_BMI1 0x00000008
336 #define CPUID_STDEXT_HLE 0x00000010
337 #define CPUID_STDEXT_AVX2 0x00000020
338 #define CPUID_STDEXT_SMEP 0x00000080
339 #define CPUID_STDEXT_BMI2 0x00000100
340 #define CPUID_STDEXT_ERMS 0x00000200
341 #define CPUID_STDEXT_INVPCID 0x00000400
342 #define CPUID_STDEXT_RTM 0x00000800
343 #define CPUID_STDEXT_MPX 0x00004000
344 #define CPUID_STDEXT_AVX512F 0x00010000
345 #define CPUID_STDEXT_RDSEED 0x00040000
346 #define CPUID_STDEXT_ADX 0x00080000
347 #define CPUID_STDEXT_SMAP 0x00100000
348 #define CPUID_STDEXT_CLFLUSHOPT 0x00800000
349 #define CPUID_STDEXT_PROCTRACE 0x02000000
350 #define CPUID_STDEXT_AVX512PF 0x04000000
351 #define CPUID_STDEXT_AVX512ER 0x08000000
352 #define CPUID_STDEXT_AVX512CD 0x10000000
353 #define CPUID_STDEXT_SHA 0x20000000
356 * CPUID manufacturers identifiers
358 #define AMD_VENDOR_ID "AuthenticAMD"
359 #define CENTAUR_VENDOR_ID "CentaurHauls"
360 #define CYRIX_VENDOR_ID "CyrixInstead"
361 #define INTEL_VENDOR_ID "GenuineIntel"
362 #define NEXGEN_VENDOR_ID "NexGenDriven"
363 #define NSC_VENDOR_ID "Geode by NSC"
364 #define RISE_VENDOR_ID "RiseRiseRise"
365 #define SIS_VENDOR_ID "SiS SiS SiS "
366 #define TRANSMETA_VENDOR_ID "GenuineTMx86"
367 #define UMC_VENDOR_ID "UMC UMC UMC "
370 * Model-specific registers for the i386 family
372 #define MSR_P5_MC_ADDR 0x000
373 #define MSR_P5_MC_TYPE 0x001
374 #define MSR_TSC 0x010
375 #define MSR_P5_CESR 0x011
376 #define MSR_P5_CTR0 0x012
377 #define MSR_P5_CTR1 0x013
378 #define MSR_IA32_PLATFORM_ID 0x017
379 #define MSR_APICBASE 0x01b
380 #define MSR_EBL_CR_POWERON 0x02a
381 #define MSR_TEST_CTL 0x033
382 #define MSR_IA32_FEATURE_CONTROL 0x03a
383 #define MSR_BIOS_UPDT_TRIG 0x079
384 #define MSR_BBL_CR_D0 0x088
385 #define MSR_BBL_CR_D1 0x089
386 #define MSR_BBL_CR_D2 0x08a
387 #define MSR_BIOS_SIGN 0x08b
388 #define MSR_PERFCTR0 0x0c1
389 #define MSR_PERFCTR1 0x0c2
390 #define MSR_PLATFORM_INFO 0x0ce
391 #define MSR_MPERF 0x0e7
392 #define MSR_APERF 0x0e8
393 #define MSR_IA32_EXT_CONFIG 0x0ee /* Undocumented. Core Solo/Duo only */
394 #define MSR_MTRRcap 0x0fe
395 #define MSR_BBL_CR_ADDR 0x116
396 #define MSR_BBL_CR_DECC 0x118
397 #define MSR_BBL_CR_CTL 0x119
398 #define MSR_BBL_CR_TRIG 0x11a
399 #define MSR_BBL_CR_BUSY 0x11b
400 #define MSR_BBL_CR_CTL3 0x11e
401 #define MSR_SYSENTER_CS_MSR 0x174
402 #define MSR_SYSENTER_ESP_MSR 0x175
403 #define MSR_SYSENTER_EIP_MSR 0x176
404 #define MSR_MCG_CAP 0x179
405 #define MSR_MCG_STATUS 0x17a
406 #define MSR_MCG_CTL 0x17b
407 #define MSR_EVNTSEL0 0x186
408 #define MSR_EVNTSEL1 0x187
409 #define MSR_THERM_CONTROL 0x19a
410 #define MSR_THERM_INTERRUPT 0x19b
411 #define MSR_THERM_STATUS 0x19c
412 #define MSR_IA32_MISC_ENABLE 0x1a0
413 #define MSR_IA32_TEMPERATURE_TARGET 0x1a2
414 #define MSR_TURBO_RATIO_LIMIT 0x1ad
415 #define MSR_TURBO_RATIO_LIMIT1 0x1ae
416 #define MSR_DEBUGCTLMSR 0x1d9
417 #define MSR_LASTBRANCHFROMIP 0x1db
418 #define MSR_LASTBRANCHTOIP 0x1dc
419 #define MSR_LASTINTFROMIP 0x1dd
420 #define MSR_LASTINTTOIP 0x1de
421 #define MSR_ROB_CR_BKUPTMPDR6 0x1e0
422 #define MSR_MTRRVarBase 0x200
423 #define MSR_MTRR64kBase 0x250
424 #define MSR_MTRR16kBase 0x258
425 #define MSR_MTRR4kBase 0x268
426 #define MSR_PAT 0x277
427 #define MSR_MC0_CTL2 0x280
428 #define MSR_MTRRdefType 0x2ff
429 #define MSR_MC0_CTL 0x400
430 #define MSR_MC0_STATUS 0x401
431 #define MSR_MC0_ADDR 0x402
432 #define MSR_MC0_MISC 0x403
433 #define MSR_MC1_CTL 0x404
434 #define MSR_MC1_STATUS 0x405
435 #define MSR_MC1_ADDR 0x406
436 #define MSR_MC1_MISC 0x407
437 #define MSR_MC2_CTL 0x408
438 #define MSR_MC2_STATUS 0x409
439 #define MSR_MC2_ADDR 0x40a
440 #define MSR_MC2_MISC 0x40b
441 #define MSR_MC3_CTL 0x40c
442 #define MSR_MC3_STATUS 0x40d
443 #define MSR_MC3_ADDR 0x40e
444 #define MSR_MC3_MISC 0x40f
445 #define MSR_MC4_CTL 0x410
446 #define MSR_MC4_STATUS 0x411
447 #define MSR_MC4_ADDR 0x412
448 #define MSR_MC4_MISC 0x413
449 #define MSR_RAPL_POWER_UNIT 0x606
450 #define MSR_PKG_ENERGY_STATUS 0x611
451 #define MSR_DRAM_ENERGY_STATUS 0x619
452 #define MSR_PP0_ENERGY_STATUS 0x639
453 #define MSR_PP1_ENERGY_STATUS 0x641
458 #define MSR_VMX_BASIC 0x480
459 #define MSR_VMX_PINBASED_CTLS 0x481
460 #define MSR_VMX_PROCBASED_CTLS 0x482
461 #define MSR_VMX_EXIT_CTLS 0x483
462 #define MSR_VMX_ENTRY_CTLS 0x484
463 #define MSR_VMX_CR0_FIXED0 0x486
464 #define MSR_VMX_CR0_FIXED1 0x487
465 #define MSR_VMX_CR4_FIXED0 0x488
466 #define MSR_VMX_CR4_FIXED1 0x489
467 #define MSR_VMX_PROCBASED_CTLS2 0x48b
468 #define MSR_VMX_EPT_VPID_CAP 0x48c
469 #define MSR_VMX_TRUE_PINBASED_CTLS 0x48d
470 #define MSR_VMX_TRUE_PROCBASED_CTLS 0x48e
471 #define MSR_VMX_TRUE_EXIT_CTLS 0x48f
472 #define MSR_VMX_TRUE_ENTRY_CTLS 0x490
477 #define MSR_APIC_000 0x800
478 #define MSR_APIC_ID 0x802
479 #define MSR_APIC_VERSION 0x803
480 #define MSR_APIC_TPR 0x808
481 #define MSR_APIC_EOI 0x80b
482 #define MSR_APIC_LDR 0x80d
483 #define MSR_APIC_SVR 0x80f
484 #define MSR_APIC_ISR0 0x810
485 #define MSR_APIC_ISR1 0x811
486 #define MSR_APIC_ISR2 0x812
487 #define MSR_APIC_ISR3 0x813
488 #define MSR_APIC_ISR4 0x814
489 #define MSR_APIC_ISR5 0x815
490 #define MSR_APIC_ISR6 0x816
491 #define MSR_APIC_ISR7 0x817
492 #define MSR_APIC_TMR0 0x818
493 #define MSR_APIC_IRR0 0x820
494 #define MSR_APIC_ESR 0x828
495 #define MSR_APIC_LVT_CMCI 0x82F
496 #define MSR_APIC_ICR 0x830
497 #define MSR_APIC_LVT_TIMER 0x832
498 #define MSR_APIC_LVT_THERMAL 0x833
499 #define MSR_APIC_LVT_PCINT 0x834
500 #define MSR_APIC_LVT_LINT0 0x835
501 #define MSR_APIC_LVT_LINT1 0x836
502 #define MSR_APIC_LVT_ERROR 0x837
503 #define MSR_APIC_ICR_TIMER 0x838
504 #define MSR_APIC_CCR_TIMER 0x839
505 #define MSR_APIC_DCR_TIMER 0x83e
506 #define MSR_APIC_SELF_IPI 0x83f
508 #define MSR_IA32_XSS 0xda0
511 * Constants related to MSR's.
513 #define APICBASE_RESERVED 0x000002ff
514 #define APICBASE_BSP 0x00000100
515 #define APICBASE_X2APIC 0x00000400
516 #define APICBASE_ENABLED 0x00000800
517 #define APICBASE_ADDRESS 0xfffff000
519 /* MSR_IA32_FEATURE_CONTROL related */
520 #define IA32_FEATURE_CONTROL_LOCK 0x01 /* lock bit */
521 #define IA32_FEATURE_CONTROL_SMX_EN 0x02 /* enable VMX inside SMX */
522 #define IA32_FEATURE_CONTROL_VMX_EN 0x04 /* enable VMX outside SMX */
524 /* MSR IA32_MISC_ENABLE */
525 #define IA32_MISC_EN_FASTSTR 0x0000000000000001ULL
526 #define IA32_MISC_EN_ATCCE 0x0000000000000008ULL
527 #define IA32_MISC_EN_PERFMON 0x0000000000000080ULL
528 #define IA32_MISC_EN_PEBSU 0x0000000000001000ULL
529 #define IA32_MISC_EN_ESSTE 0x0000000000010000ULL
530 #define IA32_MISC_EN_MONE 0x0000000000040000ULL
531 #define IA32_MISC_EN_LIMCPUID 0x0000000000400000ULL
532 #define IA32_MISC_EN_xTPRD 0x0000000000800000ULL
533 #define IA32_MISC_EN_XDD 0x0000000400000000ULL
538 #define PAT_UNCACHEABLE 0x00
539 #define PAT_WRITE_COMBINING 0x01
540 #define PAT_WRITE_THROUGH 0x04
541 #define PAT_WRITE_PROTECTED 0x05
542 #define PAT_WRITE_BACK 0x06
543 #define PAT_UNCACHED 0x07
544 #define PAT_VALUE(i, m) ((long long)(m) << (8 * (i)))
545 #define PAT_MASK(i) PAT_VALUE(i, 0xff)
548 * Constants related to MTRRs
550 #define MTRR_UNCACHEABLE 0x00
551 #define MTRR_WRITE_COMBINING 0x01
552 #define MTRR_WRITE_THROUGH 0x04
553 #define MTRR_WRITE_PROTECTED 0x05
554 #define MTRR_WRITE_BACK 0x06
555 #define MTRR_N64K 8 /* numbers of fixed-size entries */
558 #define MTRR_CAP_WC 0x0000000000000400
559 #define MTRR_CAP_FIXED 0x0000000000000100
560 #define MTRR_CAP_VCNT 0x00000000000000ff
561 #define MTRR_DEF_ENABLE 0x0000000000000800
562 #define MTRR_DEF_FIXED_ENABLE 0x0000000000000400
563 #define MTRR_DEF_TYPE 0x00000000000000ff
564 #define MTRR_PHYSBASE_PHYSBASE 0x000ffffffffff000
565 #define MTRR_PHYSBASE_TYPE 0x00000000000000ff
566 #define MTRR_PHYSMASK_PHYSMASK 0x000ffffffffff000
567 #define MTRR_PHYSMASK_VALID 0x0000000000000800
570 * Cyrix configuration registers, accessible as IO ports.
572 #define CCR0 0xc0 /* Configuration control register 0 */
573 #define CCR0_NC0 0x01 /* First 64K of each 1M memory region is
575 #define CCR0_NC1 0x02 /* 640K-1M region is non-cacheable */
576 #define CCR0_A20M 0x04 /* Enables A20M# input pin */
577 #define CCR0_KEN 0x08 /* Enables KEN# input pin */
578 #define CCR0_FLUSH 0x10 /* Enables FLUSH# input pin */
579 #define CCR0_BARB 0x20 /* Flushes internal cache when entering hold
581 #define CCR0_CO 0x40 /* Cache org: 1=direct mapped, 0=2x set
583 #define CCR0_SUSPEND 0x80 /* Enables SUSP# and SUSPA# pins */
585 #define CCR1 0xc1 /* Configuration control register 1 */
586 #define CCR1_RPL 0x01 /* Enables RPLSET and RPLVAL# pins */
587 #define CCR1_SMI 0x02 /* Enables SMM pins */
588 #define CCR1_SMAC 0x04 /* System management memory access */
589 #define CCR1_MMAC 0x08 /* Main memory access */
590 #define CCR1_NO_LOCK 0x10 /* Negate LOCK# */
591 #define CCR1_SM3 0x80 /* SMM address space address region 3 */
594 #define CCR2_WB 0x02 /* Enables WB cache interface pins */
595 #define CCR2_SADS 0x02 /* Slow ADS */
596 #define CCR2_LOCK_NW 0x04 /* LOCK NW Bit */
597 #define CCR2_SUSP_HLT 0x08 /* Suspend on HALT */
598 #define CCR2_WT1 0x10 /* WT region 1 */
599 #define CCR2_WPR1 0x10 /* Write-protect region 1 */
600 #define CCR2_BARB 0x20 /* Flushes write-back cache when entering
602 #define CCR2_BWRT 0x40 /* Enables burst write cycles */
603 #define CCR2_USE_SUSP 0x80 /* Enables suspend pins */
606 #define CCR3_SMILOCK 0x01 /* SMM register lock */
607 #define CCR3_NMI 0x02 /* Enables NMI during SMM */
608 #define CCR3_LINBRST 0x04 /* Linear address burst cycles */
609 #define CCR3_SMMMODE 0x08 /* SMM Mode */
610 #define CCR3_MAPEN0 0x10 /* Enables Map0 */
611 #define CCR3_MAPEN1 0x20 /* Enables Map1 */
612 #define CCR3_MAPEN2 0x40 /* Enables Map2 */
613 #define CCR3_MAPEN3 0x80 /* Enables Map3 */
616 #define CCR4_IOMASK 0x07
617 #define CCR4_MEM 0x08 /* Enables momory bypassing */
618 #define CCR4_DTE 0x10 /* Enables directory table entry cache */
619 #define CCR4_FASTFPE 0x20 /* Fast FPU exception */
620 #define CCR4_CPUID 0x80 /* Enables CPUID instruction */
623 #define CCR5_WT_ALLOC 0x01 /* Write-through allocate */
624 #define CCR5_SLOP 0x02 /* LOOP instruction slowed down */
625 #define CCR5_LBR1 0x10 /* Local bus region 1 */
626 #define CCR5_ARREN 0x20 /* Enables ARR region */
632 /* Performance Control Register (5x86 only). */
634 #define PCR0_RSTK 0x01 /* Enables return stack */
635 #define PCR0_BTB 0x02 /* Enables branch target buffer */
636 #define PCR0_LOOP 0x04 /* Enables loop */
637 #define PCR0_AIS 0x08 /* Enables all instrcutions stalled to
639 #define PCR0_MLR 0x10 /* Enables reordering of misaligned loads */
640 #define PCR0_BTBRT 0x40 /* Enables BTB test register. */
641 #define PCR0_LSSER 0x80 /* Disable reorder */
643 /* Device Identification Registers */
648 * Machine Check register constants.
650 #define MCG_CAP_COUNT 0x000000ff
651 #define MCG_CAP_CTL_P 0x00000100
652 #define MCG_CAP_EXT_P 0x00000200
653 #define MCG_CAP_CMCI_P 0x00000400
654 #define MCG_CAP_TES_P 0x00000800
655 #define MCG_CAP_EXT_CNT 0x00ff0000
656 #define MCG_CAP_SER_P 0x01000000
657 #define MCG_STATUS_RIPV 0x00000001
658 #define MCG_STATUS_EIPV 0x00000002
659 #define MCG_STATUS_MCIP 0x00000004
660 #define MCG_CTL_ENABLE 0xffffffffffffffff
661 #define MCG_CTL_DISABLE 0x0000000000000000
662 #define MSR_MC_CTL(x) (MSR_MC0_CTL + (x) * 4)
663 #define MSR_MC_STATUS(x) (MSR_MC0_STATUS + (x) * 4)
664 #define MSR_MC_ADDR(x) (MSR_MC0_ADDR + (x) * 4)
665 #define MSR_MC_MISC(x) (MSR_MC0_MISC + (x) * 4)
666 #define MSR_MC_CTL2(x) (MSR_MC0_CTL2 + (x)) /* If MCG_CAP_CMCI_P */
667 #define MC_STATUS_MCA_ERROR 0x000000000000ffff
668 #define MC_STATUS_MODEL_ERROR 0x00000000ffff0000
669 #define MC_STATUS_OTHER_INFO 0x01ffffff00000000
670 #define MC_STATUS_COR_COUNT 0x001fffc000000000 /* If MCG_CAP_CMCI_P */
671 #define MC_STATUS_TES_STATUS 0x0060000000000000 /* If MCG_CAP_TES_P */
672 #define MC_STATUS_AR 0x0080000000000000 /* If MCG_CAP_TES_P */
673 #define MC_STATUS_S 0x0100000000000000 /* If MCG_CAP_TES_P */
674 #define MC_STATUS_PCC 0x0200000000000000
675 #define MC_STATUS_ADDRV 0x0400000000000000
676 #define MC_STATUS_MISCV 0x0800000000000000
677 #define MC_STATUS_EN 0x1000000000000000
678 #define MC_STATUS_UC 0x2000000000000000
679 #define MC_STATUS_OVER 0x4000000000000000
680 #define MC_STATUS_VAL 0x8000000000000000
681 #define MC_MISC_RA_LSB 0x000000000000003f /* If MCG_CAP_SER_P */
682 #define MC_MISC_ADDRESS_MODE 0x00000000000001c0 /* If MCG_CAP_SER_P */
683 #define MC_CTL2_THRESHOLD 0x0000000000007fff
684 #define MC_CTL2_CMCI_EN 0x0000000040000000
687 * The following four 3-byte registers control the non-cacheable regions.
688 * These registers must be written as three separate bytes.
690 * NCRx+0: A31-A24 of starting address
691 * NCRx+1: A23-A16 of starting address
692 * NCRx+2: A15-A12 of starting address | NCR_SIZE_xx.
694 * The non-cacheable region's starting address must be aligned to the
695 * size indicated by the NCR_SIZE_xx field.
702 #define NCR_SIZE_0K 0
703 #define NCR_SIZE_4K 1
704 #define NCR_SIZE_8K 2
705 #define NCR_SIZE_16K 3
706 #define NCR_SIZE_32K 4
707 #define NCR_SIZE_64K 5
708 #define NCR_SIZE_128K 6
709 #define NCR_SIZE_256K 7
710 #define NCR_SIZE_512K 8
711 #define NCR_SIZE_1M 9
712 #define NCR_SIZE_2M 10
713 #define NCR_SIZE_4M 11
714 #define NCR_SIZE_8M 12
715 #define NCR_SIZE_16M 13
716 #define NCR_SIZE_32M 14
717 #define NCR_SIZE_4G 15
720 * The address region registers are used to specify the location and
721 * size for the eight address regions.
723 * ARRx + 0: A31-A24 of start address
724 * ARRx + 1: A23-A16 of start address
725 * ARRx + 2: A15-A12 of start address | ARR_SIZE_xx
736 #define ARR_SIZE_0K 0
737 #define ARR_SIZE_4K 1
738 #define ARR_SIZE_8K 2
739 #define ARR_SIZE_16K 3
740 #define ARR_SIZE_32K 4
741 #define ARR_SIZE_64K 5
742 #define ARR_SIZE_128K 6
743 #define ARR_SIZE_256K 7
744 #define ARR_SIZE_512K 8
745 #define ARR_SIZE_1M 9
746 #define ARR_SIZE_2M 10
747 #define ARR_SIZE_4M 11
748 #define ARR_SIZE_8M 12
749 #define ARR_SIZE_16M 13
750 #define ARR_SIZE_32M 14
751 #define ARR_SIZE_4G 15
754 * The region control registers specify the attributes associated with
755 * the ARRx addres regions.
766 #define RCR_RCD 0x01 /* Disables caching for ARRx (x = 0-6). */
767 #define RCR_RCE 0x01 /* Enables caching for ARR7. */
768 #define RCR_WWO 0x02 /* Weak write ordering. */
769 #define RCR_WL 0x04 /* Weak locking. */
770 #define RCR_WG 0x08 /* Write gathering. */
771 #define RCR_WT 0x10 /* Write-through. */
772 #define RCR_NLB 0x20 /* LBA# pin is not asserted. */
774 /* AMD Write Allocate Top-Of-Memory and Control Register */
775 #define AMD_WT_ALLOC_TME 0x40000 /* top-of-memory enable */
776 #define AMD_WT_ALLOC_PRE 0x20000 /* programmable range enable */
777 #define AMD_WT_ALLOC_FRE 0x10000 /* fixed (A0000-FFFFF) range enable */
780 #define MSR_EFER 0xc0000080 /* extended features */
781 #define MSR_STAR 0xc0000081 /* legacy mode SYSCALL target/cs/ss */
782 #define MSR_LSTAR 0xc0000082 /* long mode SYSCALL target rip */
783 #define MSR_CSTAR 0xc0000083 /* compat mode SYSCALL target rip */
784 #define MSR_SF_MASK 0xc0000084 /* syscall flags mask */
785 #define MSR_FSBASE 0xc0000100 /* base address of the %fs "segment" */
786 #define MSR_GSBASE 0xc0000101 /* base address of the %gs "segment" */
787 #define MSR_KGSBASE 0xc0000102 /* base address of the kernel %gs */
788 #define MSR_PERFEVSEL0 0xc0010000
789 #define MSR_PERFEVSEL1 0xc0010001
790 #define MSR_PERFEVSEL2 0xc0010002
791 #define MSR_PERFEVSEL3 0xc0010003
792 #define MSR_K7_PERFCTR0 0xc0010004
793 #define MSR_K7_PERFCTR1 0xc0010005
794 #define MSR_K7_PERFCTR2 0xc0010006
795 #define MSR_K7_PERFCTR3 0xc0010007
796 #define MSR_SYSCFG 0xc0010010
797 #define MSR_HWCR 0xc0010015
798 #define MSR_IORRBASE0 0xc0010016
799 #define MSR_IORRMASK0 0xc0010017
800 #define MSR_IORRBASE1 0xc0010018
801 #define MSR_IORRMASK1 0xc0010019
802 #define MSR_TOP_MEM 0xc001001a /* boundary for ram below 4G */
803 #define MSR_TOP_MEM2 0xc001001d /* boundary for ram above 4G */
804 #define MSR_NB_CFG1 0xc001001f /* NB configuration 1 */
805 #define MSR_P_STATE_LIMIT 0xc0010061 /* P-state Current Limit Register */
806 #define MSR_P_STATE_CONTROL 0xc0010062 /* P-state Control Register */
807 #define MSR_P_STATE_STATUS 0xc0010063 /* P-state Status Register */
808 #define MSR_P_STATE_CONFIG(n) (0xc0010064 + (n)) /* P-state Config */
809 #define MSR_SMM_ADDR 0xc0010112 /* SMM TSEG base address */
810 #define MSR_SMM_MASK 0xc0010113 /* SMM TSEG address mask */
811 #define MSR_IC_CFG 0xc0011021 /* Instruction Cache Configuration */
812 #define MSR_K8_UCODE_UPDATE 0xc0010020 /* update microcode */
813 #define MSR_MC0_CTL_MASK 0xc0010044
814 #define MSR_VM_CR 0xc0010114 /* SVM: feature control */
815 #define MSR_VM_HSAVE_PA 0xc0010117 /* SVM: host save area address */
817 /* MSR_VM_CR related */
818 #define VM_CR_SVMDIS 0x10 /* SVM: disabled by BIOS */
820 /* VIA ACE crypto featureset: for via_feature_rng */
821 #define VIA_HAS_RNG 1 /* cpu has RNG */
823 /* VIA ACE crypto featureset: for via_feature_xcrypt */
824 #define VIA_HAS_AES 1 /* cpu has AES */
825 #define VIA_HAS_SHA 2 /* cpu has SHA1 & SHA256 */
826 #define VIA_HAS_MM 4 /* cpu has RSA instructions */
827 #define VIA_HAS_AESCTR 8 /* cpu has AES-CTR instructions */
829 /* Centaur Extended Feature flags */
830 #define VIA_CPUID_HAS_RNG 0x000004
831 #define VIA_CPUID_DO_RNG 0x000008
832 #define VIA_CPUID_HAS_ACE 0x000040
833 #define VIA_CPUID_DO_ACE 0x000080
834 #define VIA_CPUID_HAS_ACE2 0x000100
835 #define VIA_CPUID_DO_ACE2 0x000200
836 #define VIA_CPUID_HAS_PHE 0x000400
837 #define VIA_CPUID_DO_PHE 0x000800
838 #define VIA_CPUID_HAS_PMM 0x001000
839 #define VIA_CPUID_DO_PMM 0x002000
841 /* VIA ACE xcrypt-* instruction context control options */
842 #define VIA_CRYPT_CWLO_ROUND_M 0x0000000f
843 #define VIA_CRYPT_CWLO_ALG_M 0x00000070
844 #define VIA_CRYPT_CWLO_ALG_AES 0x00000000
845 #define VIA_CRYPT_CWLO_KEYGEN_M 0x00000080
846 #define VIA_CRYPT_CWLO_KEYGEN_HW 0x00000000
847 #define VIA_CRYPT_CWLO_KEYGEN_SW 0x00000080
848 #define VIA_CRYPT_CWLO_NORMAL 0x00000000
849 #define VIA_CRYPT_CWLO_INTERMEDIATE 0x00000100
850 #define VIA_CRYPT_CWLO_ENCRYPT 0x00000000
851 #define VIA_CRYPT_CWLO_DECRYPT 0x00000200
852 #define VIA_CRYPT_CWLO_KEY128 0x0000000a /* 128bit, 10 rds */
853 #define VIA_CRYPT_CWLO_KEY192 0x0000040c /* 192bit, 12 rds */
854 #define VIA_CRYPT_CWLO_KEY256 0x0000080e /* 256bit, 15 rds */
856 #endif /* !_MACHINE_SPECIALREG_H_ */