2 * Copyright 1998 Massachusetts Institute of Technology
4 * Permission to use, copy, modify, and distribute this software and
5 * its documentation for any purpose and without fee is hereby
6 * granted, provided that both the above copyright notice and this
7 * permission notice appear in all copies, that both the above
8 * copyright notice and this permission notice appear in all
9 * supporting documentation, and that the name of M.I.T. not be used
10 * in advertising or publicity pertaining to distribution of the
11 * software without specific, written prior permission. M.I.T. makes
12 * no representations about the suitability of this software for any
13 * purpose. It is provided "as is" without express or implied
16 * THIS SOFTWARE IS PROVIDED BY M.I.T. ``AS IS''. M.I.T. DISCLAIMS
17 * ALL EXPRESS OR IMPLIED WARRANTIES WITH REGARD TO THIS SOFTWARE,
18 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT
20 * SHALL M.I.T. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
23 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
24 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
25 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
26 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
30 #include <sys/cdefs.h>
32 * This code implements a system driver for legacy systems that do not
33 * support ACPI or when ACPI support is not present in the kernel.
36 #include <sys/param.h>
37 #include <sys/systm.h>
40 #include <sys/kernel.h>
41 #include <sys/malloc.h>
42 #include <sys/module.h>
43 #include <machine/bus.h>
47 #include <dev/pci/pcireg.h>
49 #include <machine/clock.h>
50 #include <machine/pci_cfgreg.h>
51 #include <machine/resource.h>
52 #include <x86/legacyvar.h>
54 static MALLOC_DEFINE(M_LEGACYDEV, "legacydrv", "legacy system device");
55 struct legacy_device {
61 #define DEVTOAT(dev) ((struct legacy_device *)device_get_ivars(dev))
63 static int legacy_probe(device_t);
64 static int legacy_attach(device_t);
65 static int legacy_print_child(device_t, device_t);
66 static device_t legacy_add_child(device_t bus, u_int order, const char *name,
68 static int legacy_read_ivar(device_t, device_t, int, uintptr_t *);
69 static int legacy_write_ivar(device_t, device_t, int, uintptr_t);
71 static device_method_t legacy_methods[] = {
72 /* Device interface */
73 DEVMETHOD(device_probe, legacy_probe),
74 DEVMETHOD(device_attach, legacy_attach),
75 DEVMETHOD(device_detach, bus_generic_detach),
76 DEVMETHOD(device_shutdown, bus_generic_shutdown),
77 DEVMETHOD(device_suspend, bus_generic_suspend),
78 DEVMETHOD(device_resume, bus_generic_resume),
81 DEVMETHOD(bus_print_child, legacy_print_child),
82 DEVMETHOD(bus_add_child, legacy_add_child),
83 DEVMETHOD(bus_read_ivar, legacy_read_ivar),
84 DEVMETHOD(bus_write_ivar, legacy_write_ivar),
85 DEVMETHOD(bus_alloc_resource, bus_generic_alloc_resource),
86 DEVMETHOD(bus_adjust_resource, bus_generic_adjust_resource),
87 DEVMETHOD(bus_release_resource, bus_generic_release_resource),
88 DEVMETHOD(bus_activate_resource, bus_generic_activate_resource),
89 DEVMETHOD(bus_deactivate_resource, bus_generic_deactivate_resource),
90 DEVMETHOD(bus_setup_intr, bus_generic_setup_intr),
91 DEVMETHOD(bus_teardown_intr, bus_generic_teardown_intr),
95 static driver_t legacy_driver = {
100 static devclass_t legacy_devclass;
102 DRIVER_MODULE(legacy, nexus, legacy_driver, legacy_devclass, 0, 0);
105 legacy_probe(device_t dev)
108 device_set_desc(dev, "legacy system");
114 * Grope around in the PCI config space to see if this is a chipset
115 * that is capable of doing memory-mapped config cycles. This also
116 * implies that it can do PCIe extended config cycles.
119 legacy_pci_cfgregopen(device_t dev)
124 if (cfgmech == CFGMECH_NONE || cfgmech == CFGMECH_PCIE)
127 /* Check for supported chipsets */
128 vid = pci_cfgregread(0, 0, 0, PCIR_VENDOR, 2);
129 did = pci_cfgregread(0, 0, 0, PCIR_DEVICE, 2);
135 /* Intel 7520 or 7320 */
136 pciebar = pci_cfgregread(0, 0, 0, 0xce, 2) << 16;
137 pcie_cfgregopen(pciebar, 0, 255);
142 /* Intel 915, 925, or 915GM */
143 pciebar = pci_cfgregread(0, 0, 0, 0x48, 4);
144 pcie_cfgregopen(pciebar, 0, 255);
149 if (bootverbose && cfgmech == CFGMECH_PCIE)
150 device_printf(dev, "Enabled ECAM PCIe accesses\n");
154 legacy_attach(device_t dev)
158 legacy_pci_cfgregopen(dev);
161 * Let our child drivers identify any child devices that they
162 * can find. Once that is done attach any devices that we
165 bus_generic_probe(dev);
166 bus_generic_attach(dev);
169 * If we didn't see ISA on a PCI bridge, add a top-level bus.
171 if (!devclass_get_device(devclass_find("isa"), 0)) {
172 child = BUS_ADD_CHILD(dev, 0, "isa", 0);
174 panic("legacy_attach isa");
175 device_probe_and_attach(child);
182 legacy_print_child(device_t bus, device_t child)
184 struct legacy_device *atdev = DEVTOAT(child);
187 retval += bus_print_child_header(bus, child);
188 if (atdev->lg_pcibus != -1)
189 retval += printf(" pcibus %d", atdev->lg_pcibus);
190 retval += printf("\n");
196 legacy_add_child(device_t bus, u_int order, const char *name, int unit)
199 struct legacy_device *atdev;
201 atdev = malloc(sizeof(struct legacy_device), M_LEGACYDEV,
205 atdev->lg_pcibus = -1;
206 atdev->lg_pcislot = -1;
207 atdev->lg_pcifunc = -1;
209 child = device_add_child_ordered(bus, order, name, unit);
211 free(atdev, M_LEGACYDEV);
213 /* should we free this in legacy_child_detached? */
214 device_set_ivars(child, atdev);
220 legacy_read_ivar(device_t dev, device_t child, int which, uintptr_t *result)
222 struct legacy_device *atdev = DEVTOAT(child);
225 case LEGACY_IVAR_PCIDOMAIN:
228 case LEGACY_IVAR_PCIBUS:
229 *result = atdev->lg_pcibus;
231 case LEGACY_IVAR_PCISLOT:
232 *result = atdev->lg_pcislot;
234 case LEGACY_IVAR_PCIFUNC:
235 *result = atdev->lg_pcifunc;
244 legacy_write_ivar(device_t dev, device_t child, int which, uintptr_t value)
246 struct legacy_device *atdev = DEVTOAT(child);
249 case LEGACY_IVAR_PCIDOMAIN:
251 case LEGACY_IVAR_PCIBUS:
252 atdev->lg_pcibus = value;
254 case LEGACY_IVAR_PCISLOT:
255 atdev->lg_pcislot = value;
257 case LEGACY_IVAR_PCIFUNC:
258 atdev->lg_pcifunc = value;
267 * Legacy CPU attachment when ACPI is not available. Drivers like
268 * cpufreq(4) hang off this.
270 static void cpu_identify(driver_t *driver, device_t parent);
271 static int cpu_read_ivar(device_t dev, device_t child, int index,
273 static device_t cpu_add_child(device_t bus, u_int order, const char *name,
275 static struct resource_list *cpu_get_rlist(device_t dev, device_t child);
278 struct resource_list cd_rl;
279 struct pcpu *cd_pcpu;
282 static device_method_t cpu_methods[] = {
283 /* Device interface */
284 DEVMETHOD(device_identify, cpu_identify),
285 DEVMETHOD(device_probe, bus_generic_probe),
286 DEVMETHOD(device_attach, bus_generic_attach),
287 DEVMETHOD(device_detach, bus_generic_detach),
288 DEVMETHOD(device_shutdown, bus_generic_shutdown),
289 DEVMETHOD(device_suspend, bus_generic_suspend),
290 DEVMETHOD(device_resume, bus_generic_resume),
293 DEVMETHOD(bus_add_child, cpu_add_child),
294 DEVMETHOD(bus_read_ivar, cpu_read_ivar),
295 DEVMETHOD(bus_get_resource_list, cpu_get_rlist),
296 DEVMETHOD(bus_get_resource, bus_generic_rl_get_resource),
297 DEVMETHOD(bus_set_resource, bus_generic_rl_set_resource),
298 DEVMETHOD(bus_alloc_resource, bus_generic_rl_alloc_resource),
299 DEVMETHOD(bus_release_resource, bus_generic_rl_release_resource),
300 DEVMETHOD(bus_activate_resource, bus_generic_activate_resource),
301 DEVMETHOD(bus_deactivate_resource, bus_generic_deactivate_resource),
302 DEVMETHOD(bus_setup_intr, bus_generic_setup_intr),
303 DEVMETHOD(bus_teardown_intr, bus_generic_teardown_intr),
308 static driver_t cpu_driver = {
313 static devclass_t cpu_devclass;
314 DRIVER_MODULE(cpu, legacy, cpu_driver, cpu_devclass, 0, 0);
317 cpu_identify(driver_t *driver, device_t parent)
323 * Attach a cpuX device for each CPU. We use an order of 150
324 * so that these devices are attached after the Host-PCI
325 * bridges (which are added at order 100).
328 child = BUS_ADD_CHILD(parent, 150, "cpu", i);
330 panic("legacy_attach cpu");
335 cpu_add_child(device_t bus, u_int order, const char *name, int unit)
337 struct cpu_device *cd;
341 if ((cd = malloc(sizeof(*cd), M_DEVBUF, M_NOWAIT | M_ZERO)) == NULL)
344 resource_list_init(&cd->cd_rl);
345 pc = pcpu_find(device_get_unit(bus));
348 child = device_add_child_ordered(bus, order, name, unit);
350 pc->pc_device = child;
351 device_set_ivars(child, cd);
357 static struct resource_list *
358 cpu_get_rlist(device_t dev, device_t child)
360 struct cpu_device *cpdev;
362 cpdev = device_get_ivars(child);
363 return (&cpdev->cd_rl);
367 cpu_read_ivar(device_t dev, device_t child, int index, uintptr_t *result)
369 struct cpu_device *cpdev;
373 cpdev = device_get_ivars(child);
374 *result = (uintptr_t)cpdev->cd_pcpu;
376 case CPU_IVAR_NOMINAL_MHZ:
377 if (tsc_is_invariant) {
378 *result = (uintptr_t)(atomic_load_acq_64(&tsc_freq) /