]> CyberLeo.Net >> Repos - FreeBSD/releng/10.2.git/blob - sys/gnu/dts/arm/r8a7779-marzen.dts
- Copy stable/10@285827 to releng/10.2 in preparation for 10.2-RC1
[FreeBSD/releng/10.2.git] / sys / gnu / dts / arm / r8a7779-marzen.dts
1 /*
2  * Device Tree Source for the Marzen board
3  *
4  * Copyright (C) 2013 Renesas Solutions Corp.
5  * Copyright (C) 2013 Simon Horman
6  *
7  * This file is licensed under the terms of the GNU General Public License
8  * version 2.  This program is licensed "as is" without any warranty of any
9  * kind, whether express or implied.
10  */
11
12 /dts-v1/;
13 #include "r8a7779.dtsi"
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/interrupt-controller/irq.h>
16
17 / {
18         model = "marzen";
19         compatible = "renesas,marzen", "renesas,r8a7779";
20
21         aliases {
22                 serial2 = &scif2;
23                 serial4 = &scif4;
24         };
25
26         chosen {
27                 bootargs = "console=ttySC2,115200 ignore_loglevel root=/dev/nfs ip=on";
28                 stdout-path = &scif2;
29         };
30
31         memory {
32                 device_type = "memory";
33                 reg = <0x60000000 0x40000000>;
34         };
35
36         fixedregulator3v3: fixedregulator@0 {
37                 compatible = "regulator-fixed";
38                 regulator-name = "fixed-3.3V";
39                 regulator-min-microvolt = <3300000>;
40                 regulator-max-microvolt = <3300000>;
41                 regulator-boot-on;
42                 regulator-always-on;
43         };
44
45         lan0@18000000 {
46                 compatible = "smsc,lan9220", "smsc,lan9115";
47                 reg = <0x18000000 0x100>;
48                 pinctrl-0 = <&lan0_pins>;
49                 pinctrl-names = "default";
50
51                 phy-mode = "mii";
52                 interrupt-parent = <&irqpin0>;
53                 interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
54                 smsc,irq-push-pull;
55                 reg-io-width = <4>;
56                 vddvario-supply = <&fixedregulator3v3>;
57                 vdd33a-supply = <&fixedregulator3v3>;
58         };
59
60         leds {
61                 compatible = "gpio-leds";
62                 led2 {
63                         gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
64                 };
65                 led3 {
66                         gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
67                 };
68                 led4 {
69                         gpios = <&gpio4 31 GPIO_ACTIVE_HIGH>;
70                 };
71         };
72
73         vga-encoder {
74                 compatible = "adi,adv7123";
75
76                 ports {
77                         #address-cells = <1>;
78                         #size-cells = <0>;
79
80                         port@0 {
81                                 reg = <0>;
82                                 vga_enc_in: endpoint {
83                                         remote-endpoint = <&du_out_rgb0>;
84                                 };
85                         };
86                         port@1 {
87                                 reg = <1>;
88                                 vga_enc_out: endpoint {
89                                         remote-endpoint = <&vga_in>;
90                                 };
91                         };
92                 };
93         };
94
95         vga {
96                 compatible = "vga-connector";
97
98                 port {
99                         vga_in: endpoint {
100                                 remote-endpoint = <&vga_enc_out>;
101                         };
102                 };
103         };
104
105         lvds-encoder {
106                 compatible = "thine,thc63lvdm83d";
107
108                 ports {
109                         #address-cells = <1>;
110                         #size-cells = <0>;
111
112                         port@0 {
113                                 reg = <0>;
114                                 lvds_enc_in: endpoint {
115                                         remote-endpoint = <&du_out_rgb1>;
116                                 };
117                         };
118                         port@1 {
119                                 reg = <1>;
120                                 lvds_connector: endpoint {
121                                 };
122                         };
123                 };
124         };
125 };
126
127 &du {
128         pinctrl-0 = <&du_pins>;
129         pinctrl-names = "default";
130         status = "okay";
131
132         ports {
133                 port@0 {
134                         endpoint {
135                                 remote-endpoint = <&vga_enc_in>;
136                         };
137                 };
138                 port@1 {
139                         endpoint {
140                                 remote-endpoint = <&lvds_enc_in>;
141                         };
142                 };
143         };
144 };
145
146 &irqpin0 {
147         status = "okay";
148 };
149
150 &extal_clk {
151         clock-frequency = <31250000>;
152 };
153
154 &tmu0 {
155         status = "okay";
156 };
157
158 &pfc {
159         du_pins: du {
160                 du0 {
161                         renesas,groups = "du0_rgb888", "du0_sync_1", "du0_clk_out_0";
162                         renesas,function = "du0";
163                 };
164                 du1 {
165                         renesas,groups = "du1_rgb666", "du1_sync_1", "du1_clk_out";
166                         renesas,function = "du1";
167                 };
168         };
169
170         lan0_pins: lan0 {
171                 intc {
172                         renesas,groups = "intc_irq1_b";
173                         renesas,function = "intc";
174                 };
175                 lbsc {
176                         renesas,groups = "lbsc_ex_cs0";
177                         renesas,function = "lbsc";
178                 };
179         };
180
181         scif2_pins: serial2 {
182                 renesas,groups = "scif2_data_c";
183                 renesas,function = "scif2";
184         };
185
186         scif4_pins: serial4 {
187                 renesas,groups = "scif4_data";
188                 renesas,function = "scif4";
189         };
190
191         sdhi0_pins: sd0 {
192                 renesas,groups = "sdhi0_data4", "sdhi0_ctrl", "sdhi0_cd";
193                 renesas,function = "sdhi0";
194         };
195
196         hspi0_pins: hspi0 {
197                 renesas,groups = "hspi0";
198                 renesas,function = "hspi0";
199         };
200 };
201
202 &scif2 {
203         pinctrl-0 = <&scif2_pins>;
204         pinctrl-names = "default";
205
206         status = "okay";
207 };
208
209 &scif4 {
210         pinctrl-0 = <&scif4_pins>;
211         pinctrl-names = "default";
212
213         status = "okay";
214 };
215
216 &sdhi0 {
217         pinctrl-0 = <&sdhi0_pins>;
218         pinctrl-names = "default";
219
220         vmmc-supply = <&fixedregulator3v3>;
221         bus-width = <4>;
222         status = "okay";
223 };
224
225 &hspi0 {
226         pinctrl-0 = <&hspi0_pins>;
227         pinctrl-names = "default";
228         status = "okay";
229 };