2 * Copyright 2003-2011 Netlogic Microsystems (Netlogic). All rights
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in
13 * the documentation and/or other materials provided with the
16 * THIS SOFTWARE IS PROVIDED BY Netlogic Microsystems ``AS IS'' AND
17 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
19 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE
20 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
21 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
22 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
23 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
24 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
25 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
26 * THE POSSIBILITY OF SUCH DAMAGE.
32 #ifndef __NLM_HAL_CPUCONTROL_H__
33 #define __NLM_HAL_CPUCONTROL_H__
35 #define CPU_BLOCKID_IFU 0
36 #define CPU_BLOCKID_ICU 1
37 #define CPU_BLOCKID_IEU 2
38 #define CPU_BLOCKID_LSU 3
39 #define CPU_BLOCKID_MMU 4
40 #define CPU_BLOCKID_PRF 5
41 #define CPU_BLOCKID_SCH 7
42 #define CPU_BLOCKID_SCU 8
43 #define CPU_BLOCKID_FPU 9
44 #define CPU_BLOCKID_MAP 10
46 #define LSU_DEFEATURE 0x304
47 #define LSU_DEBUG_ADDR 0x305
48 #define LSU_DEBUG_DATA0 0x306
49 #define LSU_CERRLOG_REGID 0x09
50 #define SCHED_DEFEATURE 0x700
52 /* Offsets of interest from the 'MAP' Block */
53 #define MAP_THREADMODE 0x00
54 #define MAP_EXT_EBASE_ENABLE 0x04
55 #define MAP_CCDI_CONFIG 0x08
56 #define MAP_THRD0_CCDI_STATUS 0x0c
57 #define MAP_THRD1_CCDI_STATUS 0x10
58 #define MAP_THRD2_CCDI_STATUS 0x14
59 #define MAP_THRD3_CCDI_STATUS 0x18
60 #define MAP_THRD0_DEBUG_MODE 0x1c
61 #define MAP_THRD1_DEBUG_MODE 0x20
62 #define MAP_THRD2_DEBUG_MODE 0x24
63 #define MAP_THRD3_DEBUG_MODE 0x28
64 #define MAP_MISC_STATE 0x60
65 #define MAP_DEBUG_READ_CTL 0x64
66 #define MAP_DEBUG_READ_REG0 0x68
67 #define MAP_DEBUG_READ_REG1 0x6c
69 #define MMU_SETUP 0x400
70 #define MMU_LFSRSEED 0x401
71 #define MMU_HPW_NUM_PAGE_LVL 0x410
72 #define MMU_PGWKR_PGDBASE 0x411
73 #define MMU_PGWKR_PGDSHFT 0x412
74 #define MMU_PGWKR_PGDMASK 0x413
75 #define MMU_PGWKR_PUDSHFT 0x414
76 #define MMU_PGWKR_PUDMASK 0x415
77 #define MMU_PGWKR_PMDSHFT 0x416
78 #define MMU_PGWKR_PMDMASK 0x417
79 #define MMU_PGWKR_PTESHFT 0x418
80 #define MMU_PGWKR_PTEMASK 0x419
83 #if !defined(LOCORE) && !defined(__ASSEMBLY__)
84 #if defined(__mips_n64) || defined(__mips_n32)
85 static __inline uint64_t
86 nlm_mfcr(uint32_t reg)
94 ".word 0x71280018\n\t" /* mfcr $8, $9 */
97 : "=r" (res) : "r"(reg)
104 nlm_mtcr(uint32_t reg, uint64_t value)
106 __asm__ __volatile__(
111 ".word 0x71280019\n" /* mtcr $8, $9 */
114 : "r" (value), "r" (reg)
119 #else /* !(defined(__mips_n64) || defined(__mips_n32)) */
121 static __inline__ uint64_t
122 nlm_mfcr(uint32_t reg)
126 __asm__ __volatile__ (
136 : "r"(reg) : "$8", "$9");
138 return (((uint64_t)hi) << 32) | lo;
141 static __inline__ void
142 nlm_mtcr(uint32_t reg, uint64_t val)
147 lo = val & 0xffffffff;
149 __asm__ __volatile__ (
161 : :"r"(hi), "r"(lo), "r"(reg)
164 #endif /* (defined(__mips_n64) || defined(__mips_n32)) */
166 /* hashindex_en = 1 to enable hash mode, hashindex_en=0 to disable
167 * global_mode = 1 to enable global mode, global_mode=0 to disable
168 * clk_gating = 0 to enable clock gating, clk_gating=1 to disable
170 static __inline__ void nlm_mmu_setup(int hashindex_en, int global_mode,
173 uint32_t mmusetup = 0;
175 mmusetup |= (hashindex_en << 13);
176 mmusetup |= (clk_gating << 3);
177 mmusetup |= (global_mode << 0);
178 nlm_mtcr(MMU_SETUP, mmusetup);
181 static __inline__ void nlm_mmu_lfsr_seed (int thr0_seed, int thr1_seed,
182 int thr2_seed, int thr3_seed)
184 uint32_t seed = nlm_mfcr(MMU_LFSRSEED);
186 seed |= ((thr3_seed & 0x7f) << 23);
187 seed |= ((thr2_seed & 0x7f) << 16);
188 seed |= ((thr1_seed & 0x7f) << 7);
189 seed |= ((thr0_seed & 0x7f) << 0);
190 nlm_mtcr(MMU_LFSRSEED, seed);
193 #endif /* __ASSEMBLY__ */
194 #endif /* __NLM_CPUCONTROL_H__ */