2 ********************************************************************************
4 ** FILE NAME : arcmsr.h
5 ** BY : Erich Chen, Ching Huang
6 ** Description: SCSI RAID Device Driver for
7 ** ARECA (ARC11XX/ARC12XX/ARC13XX/ARC16XX/ARC188x)
8 ** SATA/SAS RAID HOST Adapter
9 ********************************************************************************
10 ********************************************************************************
11 ** Copyright (C) 2002 - 2012, Areca Technology Corporation All rights reserved.
13 ** Redistribution and use in source and binary forms,with or without
14 ** modification,are permitted provided that the following conditions
16 ** 1. Redistributions of source code must retain the above copyright
17 ** notice,this list of conditions and the following disclaimer.
18 ** 2. Redistributions in binary form must reproduce the above copyright
19 ** notice,this list of conditions and the following disclaimer in the
20 ** documentation and/or other materials provided with the distribution.
21 ** 3. The name of the author may not be used to endorse or promote products
22 ** derived from this software without specific prior written permission.
24 ** THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
25 ** IMPLIED WARRANTIES,INCLUDING,BUT NOT LIMITED TO,THE IMPLIED WARRANTIES
26 ** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
27 ** IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,INDIRECT,
28 ** INCIDENTAL,SPECIAL,EXEMPLARY,OR CONSEQUENTIAL DAMAGES(INCLUDING,BUT
29 ** NOT LIMITED TO,PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
30 ** DATA,OR PROFITS; OR BUSINESS INTERRUPTION)HOWEVER CAUSED AND ON ANY
31 ** THEORY OF LIABILITY,WHETHER IN CONTRACT,STRICT LIABILITY,OR TORT
32 **(INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE OF
33 ** THIS SOFTWARE,EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 **************************************************************************
37 #define ARCMSR_SCSI_INITIATOR_ID 255
38 #define ARCMSR_DEV_SECTOR_SIZE 512
39 #define ARCMSR_MAX_XFER_SECTORS 4096
40 #define ARCMSR_MAX_TARGETID 17 /*16 max target id + 1*/
41 #define ARCMSR_MAX_TARGETLUN 8 /*8*/
42 #define ARCMSR_MAX_CHIPTYPE_NUM 4
43 #define ARCMSR_MAX_OUTSTANDING_CMD 256
44 #define ARCMSR_MAX_START_JOB 256
45 #define ARCMSR_MAX_CMD_PERLUN ARCMSR_MAX_OUTSTANDING_CMD
46 #define ARCMSR_MAX_FREESRB_NUM 384
47 #define ARCMSR_MAX_QBUFFER 4096 /* ioctl QBUFFER */
48 #define ARCMSR_MAX_SG_ENTRIES 38 /* max 38*/
49 #define ARCMSR_MAX_ADAPTER 4
50 #define ARCMSR_RELEASE_SIMQ_LEVEL 230
51 #define ARCMSR_MAX_HBB_POSTQUEUE 264 /* (ARCMSR_MAX_OUTSTANDING_CMD+8) */
52 #define ARCMSR_MAX_HBD_POSTQUEUE 256
53 #define ARCMSR_TIMEOUT_DELAY 60 /* in sec */
54 #define ARCMSR_NUM_MSIX_VECTORS 4
56 *********************************************************************
65 # define INTR_ENTROPY 0
69 #define offsetof(type, member) ((size_t)(&((type *)0)->member))
72 #if __FreeBSD_version >= 500005
73 #define ARCMSR_LOCK_INIT(l, s) mtx_init(l, s, NULL, MTX_DEF)
74 #define ARCMSR_LOCK_DESTROY(l) mtx_destroy(l)
75 #define ARCMSR_LOCK_ACQUIRE(l) mtx_lock(l)
76 #define ARCMSR_LOCK_RELEASE(l) mtx_unlock(l)
77 #define ARCMSR_LOCK_TRY(l) mtx_trylock(l)
78 #define arcmsr_htole32(x) htole32(x)
79 typedef struct mtx arcmsr_lock_t;
81 #define ARCMSR_LOCK_INIT(l, s) simple_lock_init(l)
82 #define ARCMSR_LOCK_DESTROY(l)
83 #define ARCMSR_LOCK_ACQUIRE(l) simple_lock(l)
84 #define ARCMSR_LOCK_RELEASE(l) simple_unlock(l)
85 #define ARCMSR_LOCK_TRY(l) simple_lock_try(l)
86 #define arcmsr_htole32(x) (x)
87 typedef struct simplelock arcmsr_lock_t;
91 **********************************************************************************
93 **********************************************************************************
95 #define PCI_VENDOR_ID_ARECA 0x17D3 /* Vendor ID */
96 #define PCI_DEVICE_ID_ARECA_1110 0x1110 /* Device ID */
97 #define PCI_DEVICE_ID_ARECA_1120 0x1120 /* Device ID */
98 #define PCI_DEVICE_ID_ARECA_1130 0x1130 /* Device ID */
99 #define PCI_DEVICE_ID_ARECA_1160 0x1160 /* Device ID */
100 #define PCI_DEVICE_ID_ARECA_1170 0x1170 /* Device ID */
101 #define PCI_DEVICE_ID_ARECA_1200 0x1200 /* Device ID */
102 #define PCI_DEVICE_ID_ARECA_1201 0x1201 /* Device ID */
103 #define PCI_DEVICE_ID_ARECA_1203 0x1203 /* Device ID */
104 #define PCI_DEVICE_ID_ARECA_1210 0x1210 /* Device ID */
105 #define PCI_DEVICE_ID_ARECA_1212 0x1212 /* Device ID */
106 #define PCI_DEVICE_ID_ARECA_1214 0x1214 /* Device ID */
107 #define PCI_DEVICE_ID_ARECA_1220 0x1220 /* Device ID */
108 #define PCI_DEVICE_ID_ARECA_1222 0x1222 /* Device ID */
109 #define PCI_DEVICE_ID_ARECA_1230 0x1230 /* Device ID */
110 #define PCI_DEVICE_ID_ARECA_1231 0x1231 /* Device ID */
111 #define PCI_DEVICE_ID_ARECA_1260 0x1260 /* Device ID */
112 #define PCI_DEVICE_ID_ARECA_1261 0x1261 /* Device ID */
113 #define PCI_DEVICE_ID_ARECA_1270 0x1270 /* Device ID */
114 #define PCI_DEVICE_ID_ARECA_1280 0x1280 /* Device ID */
115 #define PCI_DEVICE_ID_ARECA_1380 0x1380 /* Device ID */
116 #define PCI_DEVICE_ID_ARECA_1381 0x1381 /* Device ID */
117 #define PCI_DEVICE_ID_ARECA_1680 0x1680 /* Device ID */
118 #define PCI_DEVICE_ID_ARECA_1681 0x1681 /* Device ID */
119 #define PCI_DEVICE_ID_ARECA_1880 0x1880 /* Device ID */
120 #define PCI_DEVICE_ID_ARECA_1884 0x1884 /* Device ID */
122 #define ARECA_SUB_DEV_ID_1880 0x1880 /* Subsystem Device ID */
123 #define ARECA_SUB_DEV_ID_1882 0x1882 /* Subsystem Device ID */
124 #define ARECA_SUB_DEV_ID_1883 0x1883 /* Subsystem Device ID */
125 #define ARECA_SUB_DEV_ID_1884 0x1884 /* Subsystem Device ID */
126 #define ARECA_SUB_DEV_ID_1212 0x1212 /* Subsystem Device ID */
127 #define ARECA_SUB_DEV_ID_1213 0x1213 /* Subsystem Device ID */
128 #define ARECA_SUB_DEV_ID_1222 0x1222 /* Subsystem Device ID */
129 #define ARECA_SUB_DEV_ID_1223 0x1223 /* Subsystem Device ID */
131 #define PCIDevVenIDARC1110 0x111017D3 /* Vendor Device ID */
132 #define PCIDevVenIDARC1120 0x112017D3 /* Vendor Device ID */
133 #define PCIDevVenIDARC1130 0x113017D3 /* Vendor Device ID */
134 #define PCIDevVenIDARC1160 0x116017D3 /* Vendor Device ID */
135 #define PCIDevVenIDARC1170 0x117017D3 /* Vendor Device ID */
136 #define PCIDevVenIDARC1200 0x120017D3 /* Vendor Device ID */
137 #define PCIDevVenIDARC1201 0x120117D3 /* Vendor Device ID */
138 #define PCIDevVenIDARC1203 0x120317D3 /* Vendor Device ID */
139 #define PCIDevVenIDARC1210 0x121017D3 /* Vendor Device ID */
140 #define PCIDevVenIDARC1212 0x121217D3 /* Vendor Device ID */
141 #define PCIDevVenIDARC1213 0x121317D3 /* Vendor Device ID */
142 #define PCIDevVenIDARC1214 0x121417D3 /* Vendor Device ID */
143 #define PCIDevVenIDARC1220 0x122017D3 /* Vendor Device ID */
144 #define PCIDevVenIDARC1222 0x122217D3 /* Vendor Device ID */
145 #define PCIDevVenIDARC1223 0x122317D3 /* Vendor Device ID */
146 #define PCIDevVenIDARC1230 0x123017D3 /* Vendor Device ID */
147 #define PCIDevVenIDARC1231 0x123117D3 /* Vendor Device ID */
148 #define PCIDevVenIDARC1260 0x126017D3 /* Vendor Device ID */
149 #define PCIDevVenIDARC1261 0x126117D3 /* Vendor Device ID */
150 #define PCIDevVenIDARC1270 0x127017D3 /* Vendor Device ID */
151 #define PCIDevVenIDARC1280 0x128017D3 /* Vendor Device ID */
152 #define PCIDevVenIDARC1380 0x138017D3 /* Vendor Device ID */
153 #define PCIDevVenIDARC1381 0x138117D3 /* Vendor Device ID */
154 #define PCIDevVenIDARC1680 0x168017D3 /* Vendor Device ID */
155 #define PCIDevVenIDARC1681 0x168117D3 /* Vendor Device ID */
156 #define PCIDevVenIDARC1880 0x188017D3 /* Vendor Device ID */
157 #define PCIDevVenIDARC1882 0x188217D3 /* Vendor Device ID */
158 #define PCIDevVenIDARC1884 0x188417D3 /* Vendor Device ID */
161 #define PCIR_BARS 0x10
162 #define PCIR_BAR(x) (PCIR_BARS + (x) * 4)
165 #define PCI_BASE_ADDR0 0x10
166 #define PCI_BASE_ADDR1 0x14
167 #define PCI_BASE_ADDR2 0x18
168 #define PCI_BASE_ADDR3 0x1C
169 #define PCI_BASE_ADDR4 0x20
170 #define PCI_BASE_ADDR5 0x24
172 **********************************************************************************
174 **********************************************************************************
176 #define ARCMSR_SCSICMD_IOCTL 0x77
177 #define ARCMSR_CDEVSW_IOCTL 0x88
178 #define ARCMSR_MESSAGE_FAIL 0x0001
179 #define ARCMSR_MESSAGE_SUCCESS 0x0000
181 **********************************************************************************
183 **********************************************************************************
185 #define arcmsr_ccbsrb_ptr spriv_ptr0
186 #define arcmsr_ccbacb_ptr spriv_ptr1
187 #define dma_addr_hi32(addr) (u_int32_t) ((addr>>16)>>16)
188 #define dma_addr_lo32(addr) (u_int32_t) (addr & 0xffffffff)
189 #define get_min(x,y) ((x) < (y) ? (x) : (y))
190 #define get_max(x,y) ((x) < (y) ? (y) : (x))
192 **************************************************************************
193 **************************************************************************
195 #define CHIP_REG_READ32(s, b, r) bus_space_read_4(acb->btag[b], acb->bhandle[b], offsetof(struct s, r))
196 #define CHIP_REG_WRITE32(s, b, r, d) bus_space_write_4(acb->btag[b], acb->bhandle[b], offsetof(struct s, r), d)
197 #define READ_CHIP_REG32(b, r) bus_space_read_4(acb->btag[b], acb->bhandle[b], r)
198 #define WRITE_CHIP_REG32(b, r, d) bus_space_write_4(acb->btag[b], acb->bhandle[b], r, d)
200 **********************************************************************************
201 ** IOCTL CONTROL Mail Box
202 **********************************************************************************
205 u_int32_t HeaderLength;
206 u_int8_t Signature[8];
208 u_int32_t ControlCode;
209 u_int32_t ReturnCode;
213 struct CMD_MESSAGE_FIELD {
214 struct CMD_MESSAGE cmdmessage; /* ioctl header */
215 u_int8_t messagedatabuffer[1032]; /* areca gui program does not accept more than 1031 byte */
218 /************************************************************************/
219 /************************************************************************/
221 #define ARCMSR_IOP_ERROR_ILLEGALPCI 0x0001
222 #define ARCMSR_IOP_ERROR_VENDORID 0x0002
223 #define ARCMSR_IOP_ERROR_DEVICEID 0x0002
224 #define ARCMSR_IOP_ERROR_ILLEGALCDB 0x0003
225 #define ARCMSR_IOP_ERROR_UNKNOW_CDBERR 0x0004
226 #define ARCMSR_SYS_ERROR_MEMORY_ALLOCATE 0x0005
227 #define ARCMSR_SYS_ERROR_MEMORY_CROSS4G 0x0006
228 #define ARCMSR_SYS_ERROR_MEMORY_LACK 0x0007
229 #define ARCMSR_SYS_ERROR_MEMORY_RANGE 0x0008
230 #define ARCMSR_SYS_ERROR_DEVICE_BASE 0x0009
231 #define ARCMSR_SYS_ERROR_PORT_VALIDATE 0x000A
234 #define ARECA_SATA_RAID 0x90000000
237 #define FUNCTION_READ_RQBUFFER 0x0801
238 #define FUNCTION_WRITE_WQBUFFER 0x0802
239 #define FUNCTION_CLEAR_RQBUFFER 0x0803
240 #define FUNCTION_CLEAR_WQBUFFER 0x0804
241 #define FUNCTION_CLEAR_ALLQBUFFER 0x0805
242 #define FUNCTION_REQUEST_RETURNCODE_3F 0x0806
243 #define FUNCTION_SAY_HELLO 0x0807
244 #define FUNCTION_SAY_GOODBYE 0x0808
245 #define FUNCTION_FLUSH_ADAPTER_CACHE 0x0809
247 ************************************************************************
248 ** IOCTL CONTROL CODE
249 ************************************************************************
251 /* ARECA IO CONTROL CODE*/
252 #define ARCMSR_MESSAGE_READ_RQBUFFER _IOWR('F', FUNCTION_READ_RQBUFFER, struct CMD_MESSAGE_FIELD)
253 #define ARCMSR_MESSAGE_WRITE_WQBUFFER _IOWR('F', FUNCTION_WRITE_WQBUFFER, struct CMD_MESSAGE_FIELD)
254 #define ARCMSR_MESSAGE_CLEAR_RQBUFFER _IOWR('F', FUNCTION_CLEAR_RQBUFFER, struct CMD_MESSAGE_FIELD)
255 #define ARCMSR_MESSAGE_CLEAR_WQBUFFER _IOWR('F', FUNCTION_CLEAR_WQBUFFER, struct CMD_MESSAGE_FIELD)
256 #define ARCMSR_MESSAGE_CLEAR_ALLQBUFFER _IOWR('F', FUNCTION_CLEAR_ALLQBUFFER, struct CMD_MESSAGE_FIELD)
257 #define ARCMSR_MESSAGE_REQUEST_RETURNCODE_3F _IOWR('F', FUNCTION_REQUEST_RETURNCODE_3F, struct CMD_MESSAGE_FIELD)
258 #define ARCMSR_MESSAGE_SAY_HELLO _IOWR('F', FUNCTION_SAY_HELLO, struct CMD_MESSAGE_FIELD)
259 #define ARCMSR_MESSAGE_SAY_GOODBYE _IOWR('F', FUNCTION_SAY_GOODBYE, struct CMD_MESSAGE_FIELD)
260 #define ARCMSR_MESSAGE_FLUSH_ADAPTER_CACHE _IOWR('F', FUNCTION_FLUSH_ADAPTER_CACHE, struct CMD_MESSAGE_FIELD)
262 /* ARECA IOCTL ReturnCode */
263 #define ARCMSR_MESSAGE_RETURNCODE_OK 0x00000001
264 #define ARCMSR_MESSAGE_RETURNCODE_ERROR 0x00000006
265 #define ARCMSR_MESSAGE_RETURNCODE_3F 0x0000003F
266 #define ARCMSR_IOCTL_RETURNCODE_BUS_HANG_ON 0x00000088
268 ************************************************************************
269 ** SPEC. for Areca HBA adapter
270 ************************************************************************
272 /* signature of set and get firmware config */
273 #define ARCMSR_SIGNATURE_GET_CONFIG 0x87974060
274 #define ARCMSR_SIGNATURE_SET_CONFIG 0x87974063
275 /* message code of inbound message register */
276 #define ARCMSR_INBOUND_MESG0_NOP 0x00000000
277 #define ARCMSR_INBOUND_MESG0_GET_CONFIG 0x00000001
278 #define ARCMSR_INBOUND_MESG0_SET_CONFIG 0x00000002
279 #define ARCMSR_INBOUND_MESG0_ABORT_CMD 0x00000003
280 #define ARCMSR_INBOUND_MESG0_STOP_BGRB 0x00000004
281 #define ARCMSR_INBOUND_MESG0_FLUSH_CACHE 0x00000005
282 #define ARCMSR_INBOUND_MESG0_START_BGRB 0x00000006
283 #define ARCMSR_INBOUND_MESG0_CHK331PENDING 0x00000007
284 #define ARCMSR_INBOUND_MESG0_SYNC_TIMER 0x00000008
285 /* doorbell interrupt generator */
286 #define ARCMSR_INBOUND_DRIVER_DATA_WRITE_OK 0x00000001
287 #define ARCMSR_INBOUND_DRIVER_DATA_READ_OK 0x00000002
288 #define ARCMSR_OUTBOUND_IOP331_DATA_WRITE_OK 0x00000001
289 #define ARCMSR_OUTBOUND_IOP331_DATA_READ_OK 0x00000002
290 /* srb areca cdb flag */
291 #define ARCMSR_SRBPOST_FLAG_SGL_BSIZE 0x80000000
292 #define ARCMSR_SRBPOST_FLAG_IAM_BIOS 0x40000000
293 #define ARCMSR_SRBREPLY_FLAG_IAM_BIOS 0x40000000
294 #define ARCMSR_SRBREPLY_FLAG_ERROR 0x10000000
295 #define ARCMSR_SRBREPLY_FLAG_ERROR_MODE0 0x10000000
296 #define ARCMSR_SRBREPLY_FLAG_ERROR_MODE1 0x00000001
297 /* outbound firmware ok */
298 #define ARCMSR_OUTBOUND_MESG1_FIRMWARE_OK 0x80000000
300 #define ARCMSR_ARC1680_BUS_RESET 0x00000003
302 ************************************************************************
303 ** SPEC. for Areca HBB adapter
304 ************************************************************************
306 /* ARECA HBB COMMAND for its FIRMWARE */
307 #define ARCMSR_DRV2IOP_DOORBELL 0x00020400 /* window of "instruction flags" from driver to iop */
308 #define ARCMSR_DRV2IOP_DOORBELL_MASK 0x00020404
309 #define ARCMSR_IOP2DRV_DOORBELL 0x00020408 /* window of "instruction flags" from iop to driver */
310 #define ARCMSR_IOP2DRV_DOORBELL_MASK 0x0002040C
312 #define ARCMSR_IOP2DRV_DOORBELL_1203 0x00021870 /* window of "instruction flags" from iop to driver */
313 #define ARCMSR_IOP2DRV_DOORBELL_MASK_1203 0x00021874
314 #define ARCMSR_DRV2IOP_DOORBELL_1203 0x00021878 /* window of "instruction flags" from driver to iop */
315 #define ARCMSR_DRV2IOP_DOORBELL_MASK_1203 0x0002187C
317 /* ARECA FLAG LANGUAGE */
318 #define ARCMSR_IOP2DRV_DATA_WRITE_OK 0x00000001 /* ioctl transfer */
319 #define ARCMSR_IOP2DRV_DATA_READ_OK 0x00000002 /* ioctl transfer */
320 #define ARCMSR_IOP2DRV_CDB_DONE 0x00000004
321 #define ARCMSR_IOP2DRV_MESSAGE_CMD_DONE 0x00000008
323 #define ARCMSR_DOORBELL_HANDLE_INT 0x0000000F
324 #define ARCMSR_DOORBELL_INT_CLEAR_PATTERN 0xFF00FFF0
325 #define ARCMSR_MESSAGE_INT_CLEAR_PATTERN 0xFF00FFF7
327 #define ARCMSR_MESSAGE_GET_CONFIG 0x00010008 /* (ARCMSR_INBOUND_MESG0_GET_CONFIG<<16)|ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED) */
328 #define ARCMSR_MESSAGE_SET_CONFIG 0x00020008 /* (ARCMSR_INBOUND_MESG0_SET_CONFIG<<16)|ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED) */
329 #define ARCMSR_MESSAGE_ABORT_CMD 0x00030008 /* (ARCMSR_INBOUND_MESG0_ABORT_CMD<<16)|ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED) */
330 #define ARCMSR_MESSAGE_STOP_BGRB 0x00040008 /* (ARCMSR_INBOUND_MESG0_STOP_BGRB<<16)|ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED) */
331 #define ARCMSR_MESSAGE_FLUSH_CACHE 0x00050008 /* (ARCMSR_INBOUND_MESG0_FLUSH_CACHE<<16)|ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED) */
332 #define ARCMSR_MESSAGE_START_BGRB 0x00060008 /* (ARCMSR_INBOUND_MESG0_START_BGRB<<16)|ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED) */
333 #define ARCMSR_MESSAGE_START_DRIVER_MODE 0x000E0008
334 #define ARCMSR_MESSAGE_SET_POST_WINDOW 0x000F0008
335 #define ARCMSR_MESSAGE_ACTIVE_EOI_MODE 0x00100008
336 #define ARCMSR_MESSAGE_FIRMWARE_OK 0x80000000 /* ARCMSR_OUTBOUND_MESG1_FIRMWARE_OK */
338 #define ARCMSR_DRV2IOP_DATA_WRITE_OK 0x00000001 /* ioctl transfer */
339 #define ARCMSR_DRV2IOP_DATA_READ_OK 0x00000002 /* ioctl transfer */
340 #define ARCMSR_DRV2IOP_CDB_POSTED 0x00000004
341 #define ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED 0x00000008
342 #define ARCMSR_DRV2IOP_END_OF_INTERRUPT 0x00000010 /* */
344 /* data tunnel buffer between user space program and its firmware */
345 #define ARCMSR_MSGCODE_RWBUFFER 0x0000fa00 /* iop msgcode_rwbuffer for message command */
346 #define ARCMSR_IOCTL_WBUFFER 0x0000fe00 /* user space data to iop 128bytes */
347 #define ARCMSR_IOCTL_RBUFFER 0x0000ff00 /* iop data to user space 128bytes */
348 #define ARCMSR_HBB_BASE0_OFFSET 0x00000010
349 #define ARCMSR_HBB_BASE1_OFFSET 0x00000018
350 #define ARCMSR_HBB_BASE0_LEN 0x00021000
351 #define ARCMSR_HBB_BASE1_LEN 0x00010000
353 ************************************************************************
354 ** SPEC. for Areca HBC adapter
355 ************************************************************************
357 #define ARCMSR_HBC_ISR_THROTTLING_LEVEL 12
358 #define ARCMSR_HBC_ISR_MAX_DONE_QUEUE 20
359 /* Host Interrupt Mask */
360 #define ARCMSR_HBCMU_UTILITY_A_ISR_MASK 0x00000001 /* When clear, the Utility_A interrupt routes to the host.*/
361 #define ARCMSR_HBCMU_OUTBOUND_DOORBELL_ISR_MASK 0x00000004 /* When clear, the General Outbound Doorbell interrupt routes to the host.*/
362 #define ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR_MASK 0x00000008 /* When clear, the Outbound Post List FIFO Not Empty interrupt routes to the host.*/
363 #define ARCMSR_HBCMU_ALL_INTMASKENABLE 0x0000000D /* disable all ISR */
364 /* Host Interrupt Status */
365 #define ARCMSR_HBCMU_UTILITY_A_ISR 0x00000001
367 ** Set when the Utility_A Interrupt bit is set in the Outbound Doorbell Register.
368 ** It clears by writing a 1 to the Utility_A bit in the Outbound Doorbell Clear Register or through automatic clearing (if enabled).
370 #define ARCMSR_HBCMU_OUTBOUND_DOORBELL_ISR 0x00000004
372 ** Set if Outbound Doorbell register bits 30:1 have a non-zero
373 ** value. This bit clears only when Outbound Doorbell bits
374 ** 30:1 are ALL clear. Only a write to the Outbound Doorbell
375 ** Clear register clears bits in the Outbound Doorbell register.
377 #define ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR 0x00000008
379 ** Set whenever the Outbound Post List Producer/Consumer
380 ** Register (FIFO) is not empty. It clears when the Outbound
381 ** Post List FIFO is empty.
383 #define ARCMSR_HBCMU_SAS_ALL_INT 0x00000010
385 ** This bit indicates a SAS interrupt from a source external to
386 ** the PCIe core. This bit is not maskable.
389 #define ARCMSR_HBCMU_DRV2IOP_DATA_WRITE_OK 0x00000002/**/
390 #define ARCMSR_HBCMU_DRV2IOP_DATA_READ_OK 0x00000004/**/
391 #define ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE 0x00000008/*inbound message 0 ready*/
392 #define ARCMSR_HBCMU_DRV2IOP_POSTQUEUE_THROTTLING 0x00000010/*more than 12 request completed in a time*/
393 #define ARCMSR_HBCMU_IOP2DRV_DATA_WRITE_OK 0x00000002/**/
394 #define ARCMSR_HBCMU_IOP2DRV_DATA_WRITE_DOORBELL_CLEAR 0x00000002/*outbound DATA WRITE isr door bell clear*/
395 #define ARCMSR_HBCMU_IOP2DRV_DATA_READ_OK 0x00000004/**/
396 #define ARCMSR_HBCMU_IOP2DRV_DATA_READ_DOORBELL_CLEAR 0x00000004/*outbound DATA READ isr door bell clear*/
397 #define ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE 0x00000008/*outbound message 0 ready*/
398 #define ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE_DOORBELL_CLEAR 0x00000008/*outbound message cmd isr door bell clear*/
399 #define ARCMSR_HBCMU_MESSAGE_FIRMWARE_OK 0x80000000/*ARCMSR_HBCMU_MESSAGE_FIRMWARE_OK*/
400 #define ARCMSR_HBCMU_RESET_ADAPTER 0x00000024
401 #define ARCMSR_HBCMU_DiagWrite_ENABLE 0x00000080
404 ************************************************************************
405 ** SPEC. for Areca HBD adapter
406 ************************************************************************
408 #define ARCMSR_HBDMU_CHIP_ID 0x00004
409 #define ARCMSR_HBDMU_CPU_MEMORY_CONFIGURATION 0x00008
410 #define ARCMSR_HBDMU_I2_HOST_INTERRUPT_MASK 0x00034
411 #define ARCMSR_HBDMU_MAIN_INTERRUPT_STATUS 0x00200
412 #define ARCMSR_HBDMU_PCIE_F0_INTERRUPT_ENABLE 0x0020C
413 #define ARCMSR_HBDMU_INBOUND_MESSAGE0 0x00400
414 #define ARCMSR_HBDMU_INBOUND_MESSAGE1 0x00404
415 #define ARCMSR_HBDMU_OUTBOUND_MESSAGE0 0x00420
416 #define ARCMSR_HBDMU_OUTBOUND_MESSAGE1 0x00424
417 #define ARCMSR_HBDMU_INBOUND_DOORBELL 0x00460
418 #define ARCMSR_HBDMU_OUTBOUND_DOORBELL 0x00480
419 #define ARCMSR_HBDMU_OUTBOUND_DOORBELL_ENABLE 0x00484
420 #define ARCMSR_HBDMU_INBOUND_LIST_BASE_LOW 0x01000
421 #define ARCMSR_HBDMU_INBOUND_LIST_BASE_HIGH 0x01004
422 #define ARCMSR_HBDMU_INBOUND_LIST_WRITE_POINTER 0x01018
423 #define ARCMSR_HBDMU_OUTBOUND_LIST_BASE_LOW 0x01060
424 #define ARCMSR_HBDMU_OUTBOUND_LIST_BASE_HIGH 0x01064
425 #define ARCMSR_HBDMU_OUTBOUND_LIST_COPY_POINTER 0x0106C
426 #define ARCMSR_HBDMU_OUTBOUND_LIST_READ_POINTER 0x01070
427 #define ARCMSR_HBDMU_OUTBOUND_INTERRUPT_CAUSE 0x01088
428 #define ARCMSR_HBDMU_OUTBOUND_INTERRUPT_ENABLE 0x0108C
430 #define ARCMSR_HBDMU_MESSAGE_WBUFFER 0x02000
431 #define ARCMSR_HBDMU_MESSAGE_RBUFFER 0x02100
432 #define ARCMSR_HBDMU_MESSAGE_RWBUFFER 0x02200
434 #define ARCMSR_HBDMU_ISR_THROTTLING_LEVEL 16
435 #define ARCMSR_HBDMU_ISR_MAX_DONE_QUEUE 20
437 /* Host Interrupt Mask */
438 #define ARCMSR_HBDMU_ALL_INT_ENABLE 0x00001010 /* enable all ISR */
439 #define ARCMSR_HBDMU_ALL_INT_DISABLE 0x00000000 /* disable all ISR */
441 /* Host Interrupt Status */
442 #define ARCMSR_HBDMU_OUTBOUND_INT 0x00001010
443 #define ARCMSR_HBDMU_OUTBOUND_DOORBELL_INT 0x00001000
444 #define ARCMSR_HBDMU_OUTBOUND_POSTQUEUE_INT 0x00000010
447 #define ARCMSR_HBDMU_DRV2IOP_DATA_IN_READY 0x00000001
448 #define ARCMSR_HBDMU_DRV2IOP_DATA_OUT_READ 0x00000002
450 #define ARCMSR_HBDMU_IOP2DRV_DATA_WRITE_OK 0x00000001
451 #define ARCMSR_HBDMU_IOP2DRV_DATA_READ_OK 0x00000002
453 /*outbound message 0 ready*/
454 #define ARCMSR_HBDMU_IOP2DRV_MESSAGE_CMD_DONE 0x02000000
456 #define ARCMSR_HBDMU_F0_DOORBELL_CAUSE 0x02000003
458 /*outbound message cmd isr door bell clear*/
459 #define ARCMSR_HBDMU_IOP2DRV_MESSAGE_CMD_DONE_CLEAR 0x02000000
462 #define ARCMSR_HBDMU_OUTBOUND_LIST_INTERRUPT 0x00000001
463 #define ARCMSR_HBDMU_OUTBOUND_LIST_INTERRUPT_CLEAR 0x00000001
465 /*ARCMSR_HBAMU_MESSAGE_FIRMWARE_OK*/
466 #define ARCMSR_HBDMU_MESSAGE_FIRMWARE_OK 0x80000000
468 *******************************************************************************
469 ** SPEC. for Areca HBE adapter
470 *******************************************************************************
472 #define ARCMSR_SIGNATURE_1884 0x188417D3
473 #define ARCMSR_HBEMU_OUTBOUND_DOORBELL_ISR 0x00000001
474 #define ARCMSR_HBEMU_OUTBOUND_POSTQUEUE_ISR 0x00000008
475 #define ARCMSR_HBEMU_ALL_INTMASKENABLE 0x00000009 /* disable all ISR */
477 #define ARCMSR_HBEMU_DRV2IOP_DATA_WRITE_OK 0x00000002
478 #define ARCMSR_HBEMU_DRV2IOP_DATA_READ_OK 0x00000004
479 #define ARCMSR_HBEMU_DRV2IOP_MESSAGE_CMD_DONE 0x00000008 /* inbound message 0 ready */
480 #define ARCMSR_HBEMU_IOP2DRV_DATA_WRITE_OK 0x00000002
481 #define ARCMSR_HBEMU_IOP2DRV_DATA_READ_OK 0x00000004
482 #define ARCMSR_HBEMU_IOP2DRV_MESSAGE_CMD_DONE 0x00000008 /* outbound message 0 ready */
483 #define ARCMSR_HBEMU_MESSAGE_FIRMWARE_OK 0x80000000 /* ARCMSR_HBCMU_MESSAGE_FIRMWARE_OK */
484 /* ARC-1884 doorbell sync */
485 #define ARCMSR_HBEMU_DOORBELL_SYNC 0x100
486 #define ARCMSR_ARC188X_RESET_ADAPTER 0x00000004
488 *********************************************************************
489 ** Message Unit structure
490 *********************************************************************
492 struct HBA_MessageUnit
494 u_int32_t resrved0[4]; /*0000 000F*/
495 u_int32_t inbound_msgaddr0; /*0010 0013*/
496 u_int32_t inbound_msgaddr1; /*0014 0017*/
497 u_int32_t outbound_msgaddr0; /*0018 001B*/
498 u_int32_t outbound_msgaddr1; /*001C 001F*/
499 u_int32_t inbound_doorbell; /*0020 0023*/
500 u_int32_t inbound_intstatus; /*0024 0027*/
501 u_int32_t inbound_intmask; /*0028 002B*/
502 u_int32_t outbound_doorbell; /*002C 002F*/
503 u_int32_t outbound_intstatus; /*0030 0033*/
504 u_int32_t outbound_intmask; /*0034 0037*/
505 u_int32_t reserved1[2]; /*0038 003F*/
506 u_int32_t inbound_queueport; /*0040 0043*/
507 u_int32_t outbound_queueport; /*0044 0047*/
508 u_int32_t reserved2[2]; /*0048 004F*/
509 u_int32_t reserved3[492]; /*0050 07FF ......local_buffer 492*/
510 u_int32_t reserved4[128]; /*0800 09FF 128*/
511 u_int32_t msgcode_rwbuffer[256]; /*0a00 0DFF 256*/
512 u_int32_t message_wbuffer[32]; /*0E00 0E7F 32*/
513 u_int32_t reserved5[32]; /*0E80 0EFF 32*/
514 u_int32_t message_rbuffer[32]; /*0F00 0F7F 32*/
515 u_int32_t reserved6[32]; /*0F80 0FFF 32*/
518 *********************************************************************
520 *********************************************************************
522 struct HBB_DOORBELL_1203
524 u_int8_t doorbell_reserved[ARCMSR_IOP2DRV_DOORBELL_1203]; /*reserved */
525 u_int32_t iop2drv_doorbell; /*offset 0x00021870:00,01,02,03: window of "instruction flags" from iop to driver */
526 u_int32_t iop2drv_doorbell_mask; /* 04,05,06,07: doorbell mask */
527 u_int32_t drv2iop_doorbell; /* 08,09,10,11: window of "instruction flags" from driver to iop */
528 u_int32_t drv2iop_doorbell_mask; /* 12,13,14,15: doorbell mask */
532 u_int8_t doorbell_reserved[ARCMSR_DRV2IOP_DOORBELL]; /*reserved */
533 u_int32_t drv2iop_doorbell; /*offset 0x00020400:00,01,02,03: window of "instruction flags" from driver to iop */
534 u_int32_t drv2iop_doorbell_mask; /* 04,05,06,07: doorbell mask */
535 u_int32_t iop2drv_doorbell; /* 08,09,10,11: window of "instruction flags" from iop to driver */
536 u_int32_t iop2drv_doorbell_mask; /* 12,13,14,15: doorbell mask */
539 *********************************************************************
541 *********************************************************************
545 u_int8_t message_reserved0[ARCMSR_MSGCODE_RWBUFFER]; /*reserved */
546 u_int32_t msgcode_rwbuffer[256]; /*offset 0x0000fa00: 0, 1, 2, 3,...,1023: message code read write 1024bytes */
547 u_int32_t message_wbuffer[32]; /*offset 0x0000fe00:1024,1025,1026,1027,...,1151: user space data to iop 128bytes */
548 u_int32_t message_reserved1[32]; /* 1152,1153,1154,1155,...,1279: message reserved*/
549 u_int32_t message_rbuffer[32]; /*offset 0x0000ff00:1280,1281,1282,1283,...,1407: iop data to user space 128bytes */
552 *********************************************************************
554 *********************************************************************
556 struct HBB_MessageUnit
558 u_int32_t post_qbuffer[ARCMSR_MAX_HBB_POSTQUEUE]; /* post queue buffer for iop */
559 u_int32_t done_qbuffer[ARCMSR_MAX_HBB_POSTQUEUE]; /* done queue buffer for iop */
560 int32_t postq_index; /* post queue index */
561 int32_t doneq_index; /* done queue index */
562 struct HBB_DOORBELL *hbb_doorbell;
563 struct HBB_RWBUFFER *hbb_rwbuffer;
564 bus_size_t drv2iop_doorbell; /* window of "instruction flags" from driver to iop */
565 bus_size_t drv2iop_doorbell_mask; /* doorbell mask */
566 bus_size_t iop2drv_doorbell; /* window of "instruction flags" from iop to driver */
567 bus_size_t iop2drv_doorbell_mask; /* doorbell mask */
571 *********************************************************************
573 *********************************************************************
575 struct HBC_MessageUnit {
576 u_int32_t message_unit_status; /*0000 0003*/
577 u_int32_t slave_error_attribute; /*0004 0007*/
578 u_int32_t slave_error_address; /*0008 000B*/
579 u_int32_t posted_outbound_doorbell; /*000C 000F*/
580 u_int32_t master_error_attribute; /*0010 0013*/
581 u_int32_t master_error_address_low; /*0014 0017*/
582 u_int32_t master_error_address_high; /*0018 001B*/
583 u_int32_t hcb_size; /*001C 001F size of the PCIe window used for HCB_Mode accesses*/
584 u_int32_t inbound_doorbell; /*0020 0023*/
585 u_int32_t diagnostic_rw_data; /*0024 0027*/
586 u_int32_t diagnostic_rw_address_low; /*0028 002B*/
587 u_int32_t diagnostic_rw_address_high; /*002C 002F*/
588 u_int32_t host_int_status; /*0030 0033 host interrupt status*/
589 u_int32_t host_int_mask; /*0034 0037 host interrupt mask*/
590 u_int32_t dcr_data; /*0038 003B*/
591 u_int32_t dcr_address; /*003C 003F*/
592 u_int32_t inbound_queueport; /*0040 0043 port32 host inbound queue port*/
593 u_int32_t outbound_queueport; /*0044 0047 port32 host outbound queue port*/
594 u_int32_t hcb_pci_address_low; /*0048 004B*/
595 u_int32_t hcb_pci_address_high; /*004C 004F*/
596 u_int32_t iop_int_status; /*0050 0053*/
597 u_int32_t iop_int_mask; /*0054 0057*/
598 u_int32_t iop_inbound_queue_port; /*0058 005B*/
599 u_int32_t iop_outbound_queue_port; /*005C 005F*/
600 u_int32_t inbound_free_list_index; /*0060 0063 inbound free list producer consumer index*/
601 u_int32_t inbound_post_list_index; /*0064 0067 inbound post list producer consumer index*/
602 u_int32_t outbound_free_list_index; /*0068 006B outbound free list producer consumer index*/
603 u_int32_t outbound_post_list_index; /*006C 006F outbound post list producer consumer index*/
604 u_int32_t inbound_doorbell_clear; /*0070 0073*/
605 u_int32_t i2o_message_unit_control; /*0074 0077*/
606 u_int32_t last_used_message_source_address_low; /*0078 007B*/
607 u_int32_t last_used_message_source_address_high; /*007C 007F*/
608 u_int32_t pull_mode_data_byte_count[4]; /*0080 008F pull mode data byte count0..count7*/
609 u_int32_t message_dest_address_index; /*0090 0093*/
610 u_int32_t done_queue_not_empty_int_counter_timer; /*0094 0097*/
611 u_int32_t utility_A_int_counter_timer; /*0098 009B*/
612 u_int32_t outbound_doorbell; /*009C 009F*/
613 u_int32_t outbound_doorbell_clear; /*00A0 00A3*/
614 u_int32_t message_source_address_index; /*00A4 00A7 message accelerator source address consumer producer index*/
615 u_int32_t message_done_queue_index; /*00A8 00AB message accelerator completion queue consumer producer index*/
616 u_int32_t reserved0; /*00AC 00AF*/
617 u_int32_t inbound_msgaddr0; /*00B0 00B3 scratchpad0*/
618 u_int32_t inbound_msgaddr1; /*00B4 00B7 scratchpad1*/
619 u_int32_t outbound_msgaddr0; /*00B8 00BB scratchpad2*/
620 u_int32_t outbound_msgaddr1; /*00BC 00BF scratchpad3*/
621 u_int32_t inbound_queueport_low; /*00C0 00C3 port64 host inbound queue port low*/
622 u_int32_t inbound_queueport_high; /*00C4 00C7 port64 host inbound queue port high*/
623 u_int32_t outbound_queueport_low; /*00C8 00CB port64 host outbound queue port low*/
624 u_int32_t outbound_queueport_high; /*00CC 00CF port64 host outbound queue port high*/
625 u_int32_t iop_inbound_queue_port_low; /*00D0 00D3*/
626 u_int32_t iop_inbound_queue_port_high; /*00D4 00D7*/
627 u_int32_t iop_outbound_queue_port_low; /*00D8 00DB*/
628 u_int32_t iop_outbound_queue_port_high; /*00DC 00DF*/
629 u_int32_t message_dest_queue_port_low; /*00E0 00E3 message accelerator destination queue port low*/
630 u_int32_t message_dest_queue_port_high; /*00E4 00E7 message accelerator destination queue port high*/
631 u_int32_t last_used_message_dest_address_low; /*00E8 00EB last used message accelerator destination address low*/
632 u_int32_t last_used_message_dest_address_high; /*00EC 00EF last used message accelerator destination address high*/
633 u_int32_t message_done_queue_base_address_low; /*00F0 00F3 message accelerator completion queue base address low*/
634 u_int32_t message_done_queue_base_address_high; /*00F4 00F7 message accelerator completion queue base address high*/
635 u_int32_t host_diagnostic; /*00F8 00FB*/
636 u_int32_t write_sequence; /*00FC 00FF*/
637 u_int32_t reserved1[34]; /*0100 0187*/
638 u_int32_t reserved2[1950]; /*0188 1FFF*/
639 u_int32_t message_wbuffer[32]; /*2000 207F*/
640 u_int32_t reserved3[32]; /*2080 20FF*/
641 u_int32_t message_rbuffer[32]; /*2100 217F*/
642 u_int32_t reserved4[32]; /*2180 21FF*/
643 u_int32_t msgcode_rwbuffer[256]; /*2200 23FF*/
646 *********************************************************************
648 *********************************************************************
651 uint32_t addressLow; //pointer to SRB block
652 uint32_t addressHigh;
653 uint32_t length; // in DWORDs
657 struct OutBound_SRB {
658 uint32_t addressLow; //pointer to SRB block
659 uint32_t addressHigh;
662 struct HBD_MessageUnit {
664 uint32_t chip_id; //0x0004
665 uint32_t cpu_mem_config; //0x0008
666 uint32_t reserved1[10]; //0x000C
667 uint32_t i2o_host_interrupt_mask; //0x0034
668 uint32_t reserved2[114]; //0x0038
669 uint32_t host_int_status; //0x0200
670 uint32_t host_int_enable; //0x0204
671 uint32_t reserved3[1]; //0x0208
672 uint32_t pcief0_int_enable; //0x020C
673 uint32_t reserved4[124]; //0x0210
674 uint32_t inbound_msgaddr0; //0x0400
675 uint32_t inbound_msgaddr1; //0x0404
676 uint32_t reserved5[6]; //0x0408
677 uint32_t outbound_msgaddr0; //0x0420
678 uint32_t outbound_msgaddr1; //0x0424
679 uint32_t reserved6[14]; //0x0428
680 uint32_t inbound_doorbell; //0x0460
681 uint32_t reserved7[7]; //0x0464
682 uint32_t outbound_doorbell; //0x0480
683 uint32_t outbound_doorbell_enable; //0x0484
684 uint32_t reserved8[734]; //0x0488
685 uint32_t inboundlist_base_low; //0x1000
686 uint32_t inboundlist_base_high; //0x1004
687 uint32_t reserved9[4]; //0x1008
688 uint32_t inboundlist_write_pointer; //0x1018
689 uint32_t inboundlist_read_pointer; //0x101C
690 uint32_t reserved10[16]; //0x1020
691 uint32_t outboundlist_base_low; //0x1060
692 uint32_t outboundlist_base_high; //0x1064
693 uint32_t reserved11; //0x1068
694 uint32_t outboundlist_copy_pointer; //0x106C
695 uint32_t outboundlist_read_pointer; //0x1070 0x1072
696 uint32_t reserved12[5]; //0x1074
697 uint32_t outboundlist_interrupt_cause; //0x1088
698 uint32_t outboundlist_interrupt_enable; //0x108C
699 uint32_t reserved13[988]; //0x1090
700 uint32_t message_wbuffer[32]; //0x2000
701 uint32_t reserved14[32]; //0x2080
702 uint32_t message_rbuffer[32]; //0x2100
703 uint32_t reserved15[32]; //0x2180
704 uint32_t msgcode_rwbuffer[256]; //0x2200
707 struct HBD_MessageUnit0 {
708 struct InBound_SRB post_qbuffer[ARCMSR_MAX_HBD_POSTQUEUE];
709 struct OutBound_SRB done_qbuffer[ARCMSR_MAX_HBD_POSTQUEUE+1];
710 uint16_t postq_index;
711 uint16_t doneq_index;
712 struct HBD_MessageUnit *phbdmu;
715 *********************************************************************
717 *********************************************************************
719 struct HBE_MessageUnit {
720 u_int32_t iobound_doorbell; /*0000 0003*/
721 u_int32_t write_sequence_3xxx; /*0004 0007*/
722 u_int32_t host_diagnostic_3xxx; /*0008 000B*/
723 u_int32_t posted_outbound_doorbell; /*000C 000F*/
724 u_int32_t master_error_attribute; /*0010 0013*/
725 u_int32_t master_error_address_low; /*0014 0017*/
726 u_int32_t master_error_address_high; /*0018 001B*/
727 u_int32_t hcb_size; /*001C 001F*/
728 u_int32_t inbound_doorbell; /*0020 0023*/
729 u_int32_t diagnostic_rw_data; /*0024 0027*/
730 u_int32_t diagnostic_rw_address_low; /*0028 002B*/
731 u_int32_t diagnostic_rw_address_high; /*002C 002F*/
732 u_int32_t host_int_status; /*0030 0033 host interrupt status*/
733 u_int32_t host_int_mask; /*0034 0037 host interrupt mask*/
734 u_int32_t dcr_data; /*0038 003B*/
735 u_int32_t dcr_address; /*003C 003F*/
736 u_int32_t inbound_queueport; /*0040 0043 port32 host inbound queue port*/
737 u_int32_t outbound_queueport; /*0044 0047 port32 host outbound queue port*/
738 u_int32_t hcb_pci_address_low; /*0048 004B*/
739 u_int32_t hcb_pci_address_high; /*004C 004F*/
740 u_int32_t iop_int_status; /*0050 0053*/
741 u_int32_t iop_int_mask; /*0054 0057*/
742 u_int32_t iop_inbound_queue_port; /*0058 005B*/
743 u_int32_t iop_outbound_queue_port; /*005C 005F*/
744 u_int32_t inbound_free_list_index; /*0060 0063*/
745 u_int32_t inbound_post_list_index; /*0064 0067*/
746 u_int32_t outbound_free_list_index; /*0068 006B*/
747 u_int32_t outbound_post_list_index; /*006C 006F*/
748 u_int32_t inbound_doorbell_clear; /*0070 0073*/
749 u_int32_t i2o_message_unit_control; /*0074 0077*/
750 u_int32_t last_used_message_source_address_low; /*0078 007B*/
751 u_int32_t last_used_message_source_address_high; /*007C 007F*/
752 u_int32_t pull_mode_data_byte_count[4]; /*0080 008F*/
753 u_int32_t message_dest_address_index; /*0090 0093*/
754 u_int32_t done_queue_not_empty_int_counter_timer; /*0094 0097*/
755 u_int32_t utility_A_int_counter_timer; /*0098 009B*/
756 u_int32_t outbound_doorbell; /*009C 009F*/
757 u_int32_t outbound_doorbell_clear; /*00A0 00A3*/
758 u_int32_t message_source_address_index; /*00A4 00A7*/
759 u_int32_t message_done_queue_index; /*00A8 00AB*/
760 u_int32_t reserved0; /*00AC 00AF*/
761 u_int32_t inbound_msgaddr0; /*00B0 00B3 scratchpad0*/
762 u_int32_t inbound_msgaddr1; /*00B4 00B7 scratchpad1*/
763 u_int32_t outbound_msgaddr0; /*00B8 00BB scratchpad2*/
764 u_int32_t outbound_msgaddr1; /*00BC 00BF scratchpad3*/
765 u_int32_t inbound_queueport_low; /*00C0 00C3 port64 host inbound queue port low*/
766 u_int32_t inbound_queueport_high; /*00C4 00C7 port64 host inbound queue port high*/
767 u_int32_t outbound_queueport_low; /*00C8 00CB port64 host outbound queue port low*/
768 u_int32_t outbound_queueport_high; /*00CC 00CF port64 host outbound queue port high*/
769 u_int32_t iop_inbound_queue_port_low; /*00D0 00D3*/
770 u_int32_t iop_inbound_queue_port_high; /*00D4 00D7*/
771 u_int32_t iop_outbound_queue_port_low; /*00D8 00DB*/
772 u_int32_t iop_outbound_queue_port_high; /*00DC 00DF*/
773 u_int32_t message_dest_queue_port_low; /*00E0 00E3*/
774 u_int32_t message_dest_queue_port_high; /*00E4 00E7*/
775 u_int32_t last_used_message_dest_address_low; /*00E8 00EB*/
776 u_int32_t last_used_message_dest_address_high; /*00EC 00EF*/
777 u_int32_t message_done_queue_base_address_low; /*00F0 00F3*/
778 u_int32_t message_done_queue_base_address_high; /*00F4 00F7*/
779 u_int32_t host_diagnostic; /*00F8 00FB*/
780 u_int32_t write_sequence; /*00FC 00FF*/
781 u_int32_t reserved1[46]; /*0100 01B7*/
782 u_int32_t reply_post_producer_index; /*01B8 01BB*/
783 u_int32_t reply_post_consumer_index; /*01BC 01BF*/
784 u_int32_t reserved2[1936]; /*01C0 1FFF*/
785 u_int32_t message_wbuffer[32]; /*2000 207F*/
786 u_int32_t reserved3[32]; /*2080 20FF*/
787 u_int32_t message_rbuffer[32]; /*2100 217F*/
788 u_int32_t reserved4[32]; /*2180 21FF*/
789 u_int32_t msgcode_rwbuffer[256]; /*2200 23FF*/
792 typedef struct deliver_completeQ {
795 u_int16_t cmdLMID; // reserved (0)
796 u_int16_t cmdFlag2; // reserved (0)
797 } DeliverQ, CompletionQ, *pDeliver_Q, *pCompletion_Q;
799 #define COMPLETION_Q_POOL_SIZE (sizeof(struct deliver_completeQ) * 512 + 128)
802 *********************************************************************
804 *********************************************************************
806 struct MessageUnit_UNION
809 struct HBA_MessageUnit hbamu;
810 struct HBB_MessageUnit hbbmu;
811 struct HBC_MessageUnit hbcmu;
812 struct HBD_MessageUnit0 hbdmu;
813 struct HBE_MessageUnit hbemu;
817 *************************************************************
818 ** structure for holding DMA address data
819 *************************************************************
821 #define IS_SG64_ADDR 0x01000000 /* bit24 */
823 ************************************************************************************************
824 ** ARECA FIRMWARE SPEC
825 ************************************************************************************************
826 ** Usage of IOP331 adapter
827 ** (All In/Out is in IOP331's view)
828 ** 1. Message 0 --> InitThread message and retrun code
829 ** 2. Doorbell is used for RS-232 emulation
830 ** inDoorBell : bit0 -- data in ready (DRIVER DATA WRITE OK)
831 ** bit1 -- data out has been read (DRIVER DATA READ OK)
832 ** outDooeBell: bit0 -- data out ready (IOP331 DATA WRITE OK)
833 ** bit1 -- data in has been read (IOP331 DATA READ OK)
834 ** 3. Index Memory Usage
835 ** offset 0xf00 : for RS232 out (request buffer)
836 ** offset 0xe00 : for RS232 in (scratch buffer)
837 ** offset 0xa00 : for inbound message code msgcode_rwbuffer (driver send to IOP331)
838 ** offset 0xa00 : for outbound message code msgcode_rwbuffer (IOP331 send to driver)
839 ** 4. RS-232 emulation
840 ** Currently 128 byte buffer is used
841 ** 1st u_int32_t : Data length (1--124)
842 ** Byte 4--127 : Max 124 bytes of data
844 ** All SCSI Command must be sent through postQ:
845 ** (inbound queue port) Request frame must be 32 bytes aligned
846 ** # bit27--bit31 => flag for post ccb
847 ** # bit0--bit26 => real address (bit27--bit31) of post arcmsr_cdb
848 ** bit31 : 0 : 256 bytes frame
849 ** 1 : 512 bytes frame
850 ** bit30 : 0 : normal request
855 ** -------------------------------------------------------------------------------
856 ** (outbount queue port) Request reply
857 ** # bit27--bit31 => flag for reply
858 ** # bit0--bit26 => real address (bit27--bit31) of reply arcmsr_cdb
859 ** bit31 : must be 0 (for this type of reply)
860 ** bit30 : reserved for BIOS handshake
862 ** bit28 : 0 : no error, ignore AdapStatus/DevStatus/SenseData
863 ** 1 : Error, error code in AdapStatus/DevStatus/SenseData
866 ** All BIOS request is the same with request from PostQ
868 ** Request frame is sent from configuration space
869 ** offset: 0x78 : Request Frame (bit30 == 1)
870 ** offset: 0x18 : writeonly to generate IRQ to IOP331
871 ** Completion of request:
872 ** (bit30 == 0, bit28==err flag)
873 ** 7. Definition of SGL entry (structure)
874 ** 8. Message1 Out - Diag Status Code (????)
875 ** 9. Message0 message code :
877 ** 0x01 : Get Config ->offset 0xa00 :for outbound message code msgcode_rwbuffer (IOP331 send to driver)
878 ** Signature 0x87974060(4)
879 ** Request len 0x00000200(4)
880 ** numbers of queue 0x00000100(4)
881 ** SDRAM Size 0x00000100(4)-->256 MB
882 ** IDE Channels 0x00000008(4)
883 ** vendor 40 bytes char
884 ** model 8 bytes char
885 ** FirmVer 16 bytes char
886 ** Device Map 16 bytes char
888 ** FirmwareVersion DWORD <== Added for checking of new firmware capability
889 ** 0x02 : Set Config ->offset 0xa00 : for inbound message code msgcode_rwbuffer (driver send to IOP331)
890 ** Signature 0x87974063(4)
891 ** UPPER32 of Request Frame (4)-->Driver Only
892 ** 0x03 : Reset (Abort all queued Command)
893 ** 0x04 : Stop Background Activity
894 ** 0x05 : Flush Cache
895 ** 0x06 : Start Background Activity (re-start if background is halted)
896 ** 0x07 : Check If Host Command Pending (Novell May Need This Function)
897 ** 0x08 : Set controller time ->offset 0xa00 : for inbound message code msgcode_rwbuffer (driver to IOP331)
898 ** byte 0 : 0xaa <-- signature
899 ** byte 1 : 0x55 <-- signature
900 ** byte 2 : year (04)
901 ** byte 3 : month (1..12)
902 ** byte 4 : date (1..31)
903 ** byte 5 : hour (0..23)
904 ** byte 6 : minute (0..59)
905 ** byte 7 : second (0..59)
906 ** *********************************************************************************
907 ** Porting Of LSI2108/2116 Based PCIE SAS/6G host raid adapter
908 ** ==> Difference from IOP348
909 ** <1> Message Register 0,1 (the same usage) Init Thread message and retrun code
910 ** Inbound Message 0 (inbound_msgaddr0) : at offset 0xB0 (Scratchpad0) for inbound message code msgcode_rwbuffer (driver send to IOP)
911 ** Inbound Message 1 (inbound_msgaddr1) : at offset 0xB4 (Scratchpad1) Out.... Diag Status Code
912 ** Outbound Message 0 (outbound_msgaddr0): at offset 0xB8 (Scratchpad3) Out.... Diag Status Code
913 ** Outbound Message 1 (outbound_msgaddr1): at offset 0xBC (Scratchpad2) for outbound message code msgcode_rwbuffer (IOP send to driver)
914 ** <A> use doorbell to generate interrupt
916 ** inbound doorbell: bit3 -- inbound message 0 ready (driver to iop)
917 ** outbound doorbell: bit3 -- outbound message 0 ready (iop to driver)
919 ** a. Message1: Out - Diag Status Code (????)
921 ** b. Message0: message code
923 ** 0x01 : Get Config ->offset 0xB8 :for outbound message code msgcode_rwbuffer (IOP send to driver)
924 ** Signature 0x87974060(4)
925 ** Request len 0x00000200(4)
926 ** numbers of queue 0x00000100(4)
927 ** SDRAM Size 0x00000100(4)-->256 MB
928 ** IDE Channels 0x00000008(4)
929 ** vendor 40 bytes char
930 ** model 8 bytes char
931 ** FirmVer 16 bytes char
932 ** Device Map 16 bytes char
933 ** cfgVersion ULONG <== Added for checking of new firmware capability
934 ** 0x02 : Set Config ->offset 0xB0 :for inbound message code msgcode_rwbuffer (driver send to IOP)
935 ** Signature 0x87974063(4)
936 ** UPPER32 of Request Frame (4)-->Driver Only
937 ** 0x03 : Reset (Abort all queued Command)
938 ** 0x04 : Stop Background Activity
939 ** 0x05 : Flush Cache
940 ** 0x06 : Start Background Activity (re-start if background is halted)
941 ** 0x07 : Check If Host Command Pending (Novell May Need This Function)
942 ** 0x08 : Set controller time ->offset 0xB0 : for inbound message code msgcode_rwbuffer (driver to IOP)
943 ** byte 0 : 0xaa <-- signature
944 ** byte 1 : 0x55 <-- signature
945 ** byte 2 : year (04)
946 ** byte 3 : month (1..12)
947 ** byte 4 : date (1..31)
948 ** byte 5 : hour (0..23)
949 ** byte 6 : minute (0..59)
950 ** byte 7 : second (0..59)
952 ** <2> Doorbell Register is used for RS-232 emulation
953 ** <A> different clear register
954 ** <B> different bit0 definition (bit0 is reserved)
956 ** inbound doorbell : at offset 0x20
957 ** inbound doorbell clear : at offset 0x70
959 ** inbound doorbell : bit0 -- reserved
960 ** bit1 -- data in ready (DRIVER DATA WRITE OK)
961 ** bit2 -- data out has been read (DRIVER DATA READ OK)
962 ** bit3 -- inbound message 0 ready
963 ** bit4 -- more than 12 request completed in a time
965 ** outbound doorbell : at offset 0x9C
966 ** outbound doorbell clear : at offset 0xA0
968 ** outbound doorbell : bit0 -- reserved
969 ** bit1 -- data out ready (IOP DATA WRITE OK)
970 ** bit2 -- data in has been read (IOP DATA READ OK)
971 ** bit3 -- outbound message 0 ready
973 ** <3> Index Memory Usage (Buffer Area)
974 ** COMPORT_IN at 0x2000: message_wbuffer -- 128 bytes (to be sent to ROC) : for RS232 in (scratch buffer)
975 ** COMPORT_OUT at 0x2100: message_rbuffer -- 128 bytes (to be sent to host): for RS232 out (request buffer)
976 ** BIOS_CFG_AREA at 0x2200: msgcode_rwbuffer -- 1024 bytes for outbound message code msgcode_rwbuffer (IOP send to driver)
977 ** BIOS_CFG_AREA at 0x2200: msgcode_rwbuffer -- 1024 bytes for inbound message code msgcode_rwbuffer (driver send to IOP)
979 ** <4> PostQ (Command Post Address)
980 ** All SCSI Command must be sent through postQ:
981 ** inbound queue port32 at offset 0x40 , 0x41, 0x42, 0x43
982 ** inbound queue port64 at offset 0xC0 (lower)/0xC4 (upper)
983 ** outbound queue port32 at offset 0x44
984 ** outbound queue port64 at offset 0xC8 (lower)/0xCC (upper)
985 ** <A> For 32bit queue, access low part is enough to send/receive request
986 ** i.e. write 0x40/0xC0, ROC will get the request with high part == 0, the
987 ** same for outbound queue port
988 ** <B> For 64bit queue, if 64bit instruction is supported, use 64bit instruction
989 ** to post inbound request in a single instruction, and use 64bit instruction
990 ** to retrieve outbound request in a single instruction.
991 ** If in 32bit environment, when sending inbound queue, write high part first
992 ** then write low part. For receiving outbound request, read high part first
993 ** then low part, to check queue empty, ONLY check high part to be 0xFFFFFFFF.
994 ** If high part is 0xFFFFFFFF, DO NOT read low part, this may corrupt the
995 ** consistency of the FIFO. Another way to check empty is to check status flag
997 ** <C> Post Address IS NOT shifted (must be 16 bytes aligned)
998 ** For BIOS, 16bytes aligned is OK
999 ** For Driver, 32bytes alignment is recommended.
1000 ** POST Command bit0 to bit3 is defined differently
1001 ** ----------------------------
1002 ** bit0:1 for PULL mode (must be 1)
1003 ** ----------------------------
1004 ** bit3/2/1: for arcmsr cdb size (arccdbsize)
1005 ** 000: <= 0x0080 (128)
1006 ** 001: <= 0x0100 (256)
1007 ** 010: <= 0x0180 (384)
1008 ** 011: <= 0x0200 (512)
1009 ** 100: <= 0x0280 (640)
1010 ** 101: <= 0x0300 (768)
1011 ** 110: <= 0x0300 (reserved)
1012 ** 111: <= 0x0300 (reserved)
1013 ** -----------------------------
1014 ** if len > 0x300 the len always set as 0x300
1015 ** -----------------------------
1016 ** post addr = addr | ((len-1) >> 6) | 1
1017 ** -----------------------------
1018 ** page length in command buffer still required,
1020 ** if page length > 3,
1021 ** firmware will assume more request data need to be retrieved
1023 ** <D> Outbound Posting
1024 ** bit0:0 , no error, 1 with error, refer to status buffer
1025 ** bit1:0 , reserved (will be 0)
1026 ** bit2:0 , reserved (will be 0)
1027 ** bit3:0 , reserved (will be 0)
1028 ** bit63-4: Completed command address
1030 ** <E> BIOS support, no special support is required.
1031 ** LSI2108 support I/O register
1032 ** All driver functionality is supported through I/O address
1034 ************************************************************************************************
1037 **********************************
1039 **********************************
1042 /* 32bit Scatter-Gather list */
1043 struct SG32ENTRY { /* length bit 24 == 0 */
1044 u_int32_t length; /* high 8 bit == flag,low 24 bit == length */
1048 /* 64bit Scatter-Gather list */
1049 struct SG64ENTRY { /* length bit 24 == 1 */
1050 u_int32_t length; /* high 8 bit == flag,low 24 bit == length */
1052 u_int32_t addresshigh;
1054 struct SGENTRY_UNION {
1056 struct SG32ENTRY sg32entry; /* 30h Scatter gather address */
1057 struct SG64ENTRY sg64entry; /* 30h */
1061 **********************************
1063 **********************************
1070 **********************************
1072 typedef struct PHYS_ADDR64 {
1073 u_int32_t phyadd_low;
1074 u_int32_t phyadd_high;
1077 ************************************************************************************************
1079 ************************************************************************************************
1081 #define ARCMSR_FW_MODEL_OFFSET 15
1082 #define ARCMSR_FW_VERS_OFFSET 17
1083 #define ARCMSR_FW_DEVMAP_OFFSET 21
1084 #define ARCMSR_FW_CFGVER_OFFSET 25
1086 struct FIRMWARE_INFO {
1087 u_int32_t signature; /*0,00-03*/
1088 u_int32_t request_len; /*1,04-07*/
1089 u_int32_t numbers_queue; /*2,08-11*/
1090 u_int32_t sdram_size; /*3,12-15*/
1091 u_int32_t ide_channels; /*4,16-19*/
1092 char vendor[40]; /*5,20-59*/
1093 char model[8]; /*15,60-67*/
1094 char firmware_ver[16]; /*17,68-83*/
1095 char device_map[16]; /*21,84-99*/
1096 u_int32_t cfgVersion; /*25,100-103 Added for checking of new firmware capability*/
1097 char cfgSerial[16]; /*26,104-119*/
1098 u_int32_t cfgPicStatus; /*30,120-123*/
1100 /* (A) For cfgVersion in FIRMWARE_INFO
1101 ** if low BYTE (byte#0) >= 3 (version 3)
1102 ** then byte#1 report the capability of the firmware can xfer in a single request
1112 ** (B) Byte offset 7 (Reserved1) of CDB is changed to msgPages
1113 ** Driver support new xfer method need to set this field to indicate
1114 ** large CDB block in 0x100 unit (we use 0x100 byte as one page)
1115 ** e.g. If the length of CDB including MSG header and SGL is 0x1508
1116 ** driver need to set the msgPages to 0x16
1117 ** (C) REQ_LEN_512BYTE must be used also to indicate SRB length
1118 ** e.g. CDB len msgPages REQ_LEN_512BYTE flag
1128 ************************************************************************************************
1130 ************************************************************************************************
1133 u_int8_t Bus; /* 00h should be 0 */
1134 u_int8_t TargetID; /* 01h should be 0--15 */
1135 u_int8_t LUN; /* 02h should be 0--7 */
1136 u_int8_t Function; /* 03h should be 1 */
1138 u_int8_t CdbLength; /* 04h not used now */
1139 u_int8_t sgcount; /* 05h */
1140 u_int8_t Flags; /* 06h */
1141 u_int8_t msgPages; /* 07h */
1143 u_int32_t Context; /* 08h Address of this request */
1144 u_int32_t DataLength; /* 0ch not used now */
1146 u_int8_t Cdb[16]; /* 10h SCSI CDB */
1148 ********************************************************
1149 ** Device Status : the same from SCSI bus if error occur
1150 ** SCSI bus status codes.
1151 ********************************************************
1153 u_int8_t DeviceStatus; /* 20h if error */
1155 u_int8_t SenseData[15]; /* 21h output */
1158 struct SG32ENTRY sg32entry[ARCMSR_MAX_SG_ENTRIES]; /* 30h Scatter gather address */
1159 struct SG64ENTRY sg64entry[ARCMSR_MAX_SG_ENTRIES]; /* 30h */
1163 #define ARCMSR_CDB_FLAG_SGL_BSIZE 0x01 /* bit 0: 0(256) / 1(512) bytes */
1164 #define ARCMSR_CDB_FLAG_BIOS 0x02 /* bit 1: 0(from driver) / 1(from BIOS) */
1165 #define ARCMSR_CDB_FLAG_WRITE 0x04 /* bit 2: 0(Data in) / 1(Data out) */
1166 #define ARCMSR_CDB_FLAG_SIMPLEQ 0x00 /* bit 4/3 ,00 : simple Q,01 : head of Q,10 : ordered Q */
1167 #define ARCMSR_CDB_FLAG_HEADQ 0x08
1168 #define ARCMSR_CDB_FLAG_ORDEREDQ 0x10
1170 #define SCSISTAT_GOOD 0x00
1171 #define SCSISTAT_CHECK_CONDITION 0x02
1172 #define SCSISTAT_CONDITION_MET 0x04
1173 #define SCSISTAT_BUSY 0x08
1174 #define SCSISTAT_INTERMEDIATE 0x10
1175 #define SCSISTAT_INTERMEDIATE_COND_MET 0x14
1176 #define SCSISTAT_RESERVATION_CONFLICT 0x18
1177 #define SCSISTAT_COMMAND_TERMINATED 0x22
1178 #define SCSISTAT_QUEUE_FULL 0x28
1180 #define ARCMSR_DEV_SELECT_TIMEOUT 0xF0
1181 #define ARCMSR_DEV_ABORTED 0xF1
1182 #define ARCMSR_DEV_INIT_FAIL 0xF2
1184 *********************************************************************
1185 ** Command Control Block (SrbExtension)
1186 ** SRB must be not cross page boundary,and the order from offset 0
1187 ** structure describing an ATA disk request
1188 ** this SRB length must be 32 bytes boundary
1189 *********************************************************************
1191 struct CommandControlBlock {
1192 struct ARCMSR_CDB arcmsr_cdb; /* 0 -503 (size of CDB=504): arcmsr messenger scsi command descriptor size 504 bytes */
1193 u_int32_t cdb_phyaddr_low; /* 504-507 */
1194 u_int32_t arc_cdb_size; /* 508-511 */
1195 /* ======================512+32 bytes============================ */
1196 union ccb *pccb; /* 512-515 516-519 pointer of freebsd scsi command */
1197 struct AdapterControlBlock *acb; /* 520-523 524-527 */
1198 bus_dmamap_t dm_segs_dmamap; /* 528-531 532-535 */
1199 u_int16_t srb_flags; /* 536-537 */
1200 u_int16_t srb_state; /* 538-539 */
1201 u_int32_t cdb_phyaddr_high; /* 540-543 */
1202 struct callout ccb_callout;
1204 /* ========================================================== */
1207 #define SRB_FLAG_READ 0x0000
1208 #define SRB_FLAG_WRITE 0x0001
1209 #define SRB_FLAG_ERROR 0x0002
1210 #define SRB_FLAG_FLUSHCACHE 0x0004
1211 #define SRB_FLAG_MASTER_ABORTED 0x0008
1212 #define SRB_FLAG_DMAVALID 0x0010
1213 #define SRB_FLAG_DMACONSISTENT 0x0020
1214 #define SRB_FLAG_DMAWRITE 0x0040
1215 #define SRB_FLAG_PKTBIND 0x0080
1216 #define SRB_FLAG_TIMER_START 0x0080
1218 #define ARCMSR_SRB_DONE 0x0000
1219 #define ARCMSR_SRB_UNBUILD 0x0000
1220 #define ARCMSR_SRB_TIMEOUT 0x1111
1221 #define ARCMSR_SRB_RETRY 0x2222
1222 #define ARCMSR_SRB_START 0x55AA
1223 #define ARCMSR_SRB_PENDING 0xAA55
1224 #define ARCMSR_SRB_RESET 0xA5A5
1225 #define ARCMSR_SRB_ABORTED 0x5A5A
1226 #define ARCMSR_SRB_ILLEGAL 0xFFFF
1228 #define SRB_SIZE ((sizeof(struct CommandControlBlock)+0x1f) & 0xffe0)
1229 #define ARCMSR_SRBS_POOL_SIZE (SRB_SIZE * ARCMSR_MAX_FREESRB_NUM)
1232 *********************************************************************
1233 ** Adapter Control Block
1234 *********************************************************************
1236 #define ACB_ADAPTER_TYPE_A 0x00000000 /* hba I IOP */
1237 #define ACB_ADAPTER_TYPE_B 0x00000001 /* hbb M IOP */
1238 #define ACB_ADAPTER_TYPE_C 0x00000002 /* hbc L IOP */
1239 #define ACB_ADAPTER_TYPE_D 0x00000003 /* hbd M IOP */
1240 #define ACB_ADAPTER_TYPE_E 0x00000004 /* hbd L IOP */
1242 struct AdapterControlBlock {
1243 u_int32_t adapter_type; /* adapter A,B..... */
1245 bus_space_tag_t btag[2];
1246 bus_space_handle_t bhandle[2];
1247 bus_dma_tag_t parent_dmat;
1248 bus_dma_tag_t dm_segs_dmat; /* dmat for buffer I/O */
1249 bus_dma_tag_t srb_dmat; /* dmat for freesrb */
1250 bus_dmamap_t srb_dmamap;
1252 #if __FreeBSD_version < 503000
1255 struct cdev *ioctl_dev;
1259 struct resource *sys_res_arcmsr[2];
1260 struct resource *irqres[ARCMSR_NUM_MSIX_VECTORS];
1261 void *ih[ARCMSR_NUM_MSIX_VECTORS]; /* interrupt handle */
1262 int irq_id[ARCMSR_NUM_MSIX_VECTORS];
1264 /* Hooks into the CAM XPT */
1265 struct cam_sim *psim;
1266 struct cam_path *ppath;
1267 u_int8_t *uncacheptr;
1268 unsigned long vir2phy_offset;
1270 unsigned long phyaddr;
1272 u_int32_t phyadd_low;
1273 u_int32_t phyadd_high;
1276 // unsigned long srb_phyaddr;
1277 /* Offset is used in making arc cdb physical to virtual calculations */
1278 u_int32_t outbound_int_enable;
1280 struct MessageUnit_UNION *pmu; /* message unit ATU inbound base address0 */
1282 u_int8_t adapter_index;
1284 u_int16_t acb_flags;
1286 struct CommandControlBlock *psrb_pool[ARCMSR_MAX_FREESRB_NUM]; /* serial srb pointer array */
1287 struct CommandControlBlock *srbworkingQ[ARCMSR_MAX_FREESRB_NUM]; /* working srb pointer array */
1288 int32_t workingsrb_doneindex; /* done srb array index */
1289 int32_t workingsrb_startindex; /* start srb array index */
1290 int32_t srboutstandingcount;
1292 u_int8_t rqbuffer[ARCMSR_MAX_QBUFFER]; /* data collection buffer for read from 80331 */
1293 u_int32_t rqbuf_firstindex; /* first of read buffer */
1294 u_int32_t rqbuf_lastindex; /* last of read buffer */
1296 u_int8_t wqbuffer[ARCMSR_MAX_QBUFFER]; /* data collection buffer for write to 80331 */
1297 u_int32_t wqbuf_firstindex; /* first of write buffer */
1298 u_int32_t wqbuf_lastindex; /* last of write buffer */
1300 arcmsr_lock_t isr_lock;
1301 arcmsr_lock_t srb_lock;
1302 arcmsr_lock_t postDone_lock;
1303 arcmsr_lock_t qbuffer_lock;
1305 u_int8_t devstate[ARCMSR_MAX_TARGETID][ARCMSR_MAX_TARGETLUN]; /* id0 ..... id15,lun0...lun7 */
1306 u_int32_t num_resets;
1307 u_int32_t num_aborts;
1308 u_int32_t firm_request_len; /*1,04-07*/
1309 u_int32_t firm_numbers_queue; /*2,08-11*/
1310 u_int32_t firm_sdram_size; /*3,12-15*/
1311 u_int32_t firm_ide_channels; /*4,16-19*/
1312 u_int32_t firm_cfg_version;
1313 char firm_model[12]; /*15,60-67*/
1314 char firm_version[20]; /*17,68-83*/
1315 char device_map[20]; /*21,84-99 */
1316 struct callout devmap_callout;
1317 u_int32_t pktRequestCount;
1318 u_int32_t pktReturnCount;
1319 u_int32_t vendor_device_id;
1320 u_int32_t adapter_bus_speed;
1321 u_int32_t maxOutstanding;
1322 u_int16_t sub_device_id;
1323 u_int32_t doneq_index;
1324 u_int32_t in_doorbell;
1325 u_int32_t out_doorbell;
1326 u_int32_t completionQ_entry;
1327 pCompletion_Q pCompletionQ;
1330 };/* HW_DEVICE_EXTENSION */
1332 #define ACB_F_SCSISTOPADAPTER 0x0001
1333 #define ACB_F_MSG_STOP_BGRB 0x0002 /* stop RAID background rebuild */
1334 #define ACB_F_MSG_START_BGRB 0x0004 /* stop RAID background rebuild */
1335 #define ACB_F_IOPDATA_OVERFLOW 0x0008 /* iop ioctl data rqbuffer overflow */
1336 #define ACB_F_MESSAGE_WQBUFFER_CLEARED 0x0010 /* ioctl clear wqbuffer */
1337 #define ACB_F_MESSAGE_RQBUFFER_CLEARED 0x0020 /* ioctl clear rqbuffer */
1338 #define ACB_F_MESSAGE_WQBUFFER_READ 0x0040
1339 #define ACB_F_BUS_RESET 0x0080
1340 #define ACB_F_IOP_INITED 0x0100 /* iop init */
1341 #define ACB_F_MAPFREESRB_FAILD 0x0200 /* arcmsr_map_freesrb faild */
1342 #define ACB_F_CAM_DEV_QFRZN 0x0400
1343 #define ACB_F_BUS_HANG_ON 0x0800 /* need hardware reset bus */
1344 #define ACB_F_SRB_FUNCTION_POWER 0x1000
1345 #define ACB_F_MSIX_ENABLED 0x2000
1347 #define ARECA_RAID_GONE 0x55
1348 #define ARECA_RAID_GOOD 0xaa
1349 /* adapter_bus_speed */
1350 #define ACB_BUS_SPEED_3G 0
1351 #define ACB_BUS_SPEED_6G 1
1352 #define ACB_BUS_SPEED_12G 2
1354 *************************************************************
1355 *************************************************************
1358 u_int8_t ErrorCode:7;
1360 u_int8_t SegmentNumber;
1361 u_int8_t SenseKey:4;
1362 u_int8_t Reserved:1;
1363 u_int8_t IncorrectLength:1;
1364 u_int8_t EndOfMedia:1;
1365 u_int8_t FileMark:1;
1366 u_int8_t Information[4];
1367 u_int8_t AdditionalSenseLength;
1368 u_int8_t CommandSpecificInformation[4];
1369 u_int8_t AdditionalSenseCode;
1370 u_int8_t AdditionalSenseCodeQualifier;
1371 u_int8_t FieldReplaceableUnitCode;
1372 u_int8_t SenseKeySpecific[3];
1375 **********************************
1376 ** Peripheral Device Type definitions
1377 **********************************
1379 #define SCSI_DASD 0x00 /* Direct-access Device */
1380 #define SCSI_SEQACESS 0x01 /* Sequential-access device */
1381 #define SCSI_PRINTER 0x02 /* Printer device */
1382 #define SCSI_PROCESSOR 0x03 /* Processor device */
1383 #define SCSI_WRITEONCE 0x04 /* Write-once device */
1384 #define SCSI_CDROM 0x05 /* CD-ROM device */
1385 #define SCSI_SCANNER 0x06 /* Scanner device */
1386 #define SCSI_OPTICAL 0x07 /* Optical memory device */
1387 #define SCSI_MEDCHGR 0x08 /* Medium changer device */
1388 #define SCSI_COMM 0x09 /* Communications device */
1389 #define SCSI_NODEV 0x1F /* Unknown or no device type */
1391 ************************************************************************************************************
1392 ** @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
1393 ** 80331 PCI-to-PCI Bridge
1394 ** PCI Configuration Space
1396 ** @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
1397 ** Programming Interface
1398 ** ========================
1399 ** Configuration Register Address Space Groupings and Ranges
1400 ** =============================================================
1401 ** Register Group Configuration Offset
1402 ** -------------------------------------------------------------
1403 ** Standard PCI Configuration 00-3Fh
1404 ** -------------------------------------------------------------
1405 ** Device Specific Registers 40-A7h
1406 ** -------------------------------------------------------------
1408 ** -------------------------------------------------------------
1409 ** Enhanced Capability List CC-FFh
1410 ** ==========================================================================================================
1411 ** Standard PCI [Type 1] Configuration Space Address Map
1412 ** **********************************************************************************************************
1413 ** | Byte 3 | Byte 2 | Byte 1 | Byte 0 | Configu-ration Byte Offset
1414 ** ----------------------------------------------------------------------------------------------------------
1415 ** | Device ID | Vendor ID | 00h
1416 ** ----------------------------------------------------------------------------------------------------------
1417 ** | Primary Status | Primary Command | 04h
1418 ** ----------------------------------------------------------------------------------------------------------
1419 ** | Class Code | RevID | 08h
1420 ** ----------------------------------------------------------------------------------------------------------
1421 ** | reserved | Header Type | Primary MLT | Primary CLS | 0Ch
1422 ** ----------------------------------------------------------------------------------------------------------
1424 ** ----------------------------------------------------------------------------------------------------------
1426 ** ----------------------------------------------------------------------------------------------------------
1427 ** | Secondary MLT | Subordinate Bus Number | Secondary Bus Number | Primary Bus Number | 18h
1428 ** ----------------------------------------------------------------------------------------------------------
1429 ** | Secondary Status | I/O Limit | I/O Base | 1Ch
1430 ** ----------------------------------------------------------------------------------------------------------
1431 ** | Non-prefetchable Memory Limit Address | Non-prefetchable Memory Base Address | 20h
1432 ** ----------------------------------------------------------------------------------------------------------
1433 ** | Prefetchable Memory Limit Address | Prefetchable Memory Base Address | 24h
1434 ** ----------------------------------------------------------------------------------------------------------
1435 ** | Prefetchable Memory Base Address Upper 32 Bits | 28h
1436 ** ----------------------------------------------------------------------------------------------------------
1437 ** | Prefetchable Memory Limit Address Upper 32 Bits | 2Ch
1438 ** ----------------------------------------------------------------------------------------------------------
1439 ** | I/O Limit Upper 16 Bits | I/O Base Upper 16 | 30h
1440 ** ----------------------------------------------------------------------------------------------------------
1441 ** | Reserved | Capabilities Pointer | 34h
1442 ** ----------------------------------------------------------------------------------------------------------
1444 ** ----------------------------------------------------------------------------------------------------------
1445 ** | Bridge Control | Primary Interrupt Pin | Primary Interrupt Line | 3Ch
1446 **=============================================================================================================
1449 **=============================================================================================================
1451 ** Bit Default Description
1452 **31:16 0335h Device ID (DID): Indicates the unique device ID that is assigned to bridge by the PCI SIG.
1453 ** ID is unique per product speed as indicated.
1454 **15:00 8086h Vendor ID (VID): 16-bit field which indicates that Intel is the vendor.
1455 **=============================================================================================================
1457 #define ARCMSR_PCI2PCI_VENDORID_REG 0x00 /*word*/
1458 #define ARCMSR_PCI2PCI_DEVICEID_REG 0x02 /*word*/
1460 **==============================================================================
1461 ** 0x05-0x04 : command register
1462 ** Bit Default Description
1463 **15:11 00h Reserved
1464 ** 10 0 Interrupt Disable: Disables/Enables the generation of Interrupts on the primary bus.
1465 ** The bridge does not support interrupts.
1466 ** 09 0 FB2B Enable: Enables/Disables the generation of fast back to back
1467 ** transactions on the primary bus.
1468 ** The bridge does not generate fast back to back
1469 ** transactions on the primary bus.
1470 ** 08 0 SERR# Enable (SEE): Enables primary bus SERR# assertions.
1471 ** 0=The bridge does not assert P_SERR#.
1472 ** 1=The bridge may assert P_SERR#, subject to other programmable criteria.
1473 ** 07 0 Wait Cycle Control (WCC): Always returns 0bzero indicating
1474 ** that bridge does not perform address or data stepping,
1475 ** 06 0 Parity Error Response (PER): Controls bridge response to a detected primary bus parity error.
1476 ** 0=When a data parity error is detected bridge does not assert S_PERR#.
1477 ** Also bridge does not assert P_SERR# in response to
1478 ** a detected address or attribute parity error.
1479 ** 1=When a data parity error is detected bridge asserts S_PERR#.
1480 ** The bridge also asserts P_SERR#
1481 ** (when enabled globally via bit(8) of this register)
1482 ** in response to a detected address or attribute parity error.
1483 ** 05 0 VGA Palette Snoop Enable (VGA_PSE): Controls bridge response to VGA-compatible palette write transactions.
1484 ** VGA palette write transactions are I/O transactions
1485 ** whose address bits are: P_AD[9:0] equal to 3C6h, 3C8h or 3C9h
1486 ** P_AD[15:10] are not decoded (i.e. aliases are claimed),
1487 ** or are fully decoding
1488 ** (i.e., must be all 0's depending upon the VGA
1489 ** aliasing bit in the Bridge Control Register, offset 3Eh.
1490 ** P_AD[31:16] equal to 0000h
1491 ** 0=The bridge ignores VGA palette write transactions,
1492 ** unless decoded by the standard I/O address range window.
1493 ** 1=The bridge responds to VGA palette write transactions
1494 ** with medium DEVSEL# timing and forwards them to the secondary bus.
1495 ** 04 0 Memory Write and Invalidate Enable (MWIE): The bridge does not promote MW transactions to MWI transactions.
1496 ** MWI transactions targeting resources on the opposite side of the bridge,
1497 ** however, are forwarded as MWI transactions.
1498 ** 03 0 Special Cycle Enable (SCE): The bridge ignores special cycle transactions.
1499 ** This bit is read only and always returns 0 when read
1500 ** 02 0 Bus Master Enable (BME): Enables bridge to initiate memory and I/O transactions on the primary interface.
1501 ** Initiation of configuration transactions is not affected by the state of this bit.
1502 ** 0=The bridge does not initiate memory or I/O transactions on the primary interface.
1503 ** 1=The bridge is enabled to function as an initiator on the primary interface.
1504 ** 01 0 Memory Space Enable (MSE): Controls target response to memory transactions on the primary interface.
1505 ** 0=The bridge target response to memory transactions on the primary interface is disabled.
1506 ** 1=The bridge target response to memory transactions on the primary interface is enabled.
1507 ** 00 0 I/O Space Enable (IOSE): Controls target response to I/O transactions on the primary interface.
1508 ** 0=The bridge target response to I/O transactions on the primary interface is disabled.
1509 ** 1=The bridge target response to I/O transactions on the primary interface is enabled.
1510 **==============================================================================
1512 #define ARCMSR_PCI2PCI_PRIMARY_COMMAND_REG 0x04 /*word*/
1513 #define PCI_DISABLE_INTERRUPT 0x0400
1515 **==============================================================================
1516 ** 0x07-0x06 : status register
1517 ** Bit Default Description
1518 ** 15 0 Detected Parity Error: The bridge sets this bit to a 1b whenever it detects an address,
1519 ** attribute or data parity error.
1520 ** This bit is set regardless of the state of the PER bit in the command register.
1521 ** 14 0 Signaled System Error: The bridge sets this bit to a 1b whenever it asserts SERR# on the primary bus.
1522 ** 13 0 Received Master Abort: The bridge sets this bit to a 1b when,
1523 ** acting as the initiator on the primary bus,
1524 ** its transaction (with the exception of special cycles)
1525 ** has been terminated with a Master Abort.
1526 ** 12 0 Received Target Abort: The bridge sets this bit to a 1b when,
1527 ** acting as the initiator on the primary bus,
1528 ** its transaction has been terminated with a Target Abort.
1529 ** 11 0 Signaled Target Abort: The bridge sets this bit to a 1b when it,
1530 ** as the target of a transaction, terminates it with a Target Abort.
1531 ** In PCI-X mode this bit is also set when it forwards a SCM with a target abort error code.
1532 ** 10:09 01 DEVSEL# Timing: Indicates slowest response to a non-configuration command on the primary interface.
1533 ** Returns ¡§01b¡¨ when read, indicating that bridge responds no slower than with medium timing.
1534 ** 08 0 Master Data Parity Error: The bridge sets this bit to a 1b when all of the following conditions are true:
1535 ** The bridge is the current master on the primary bus
1536 ** S_PERR# is detected asserted or is asserted by bridge
1537 ** The Parity Error Response bit is set in the Command register
1538 ** 07 1 Fast Back to Back Capable: Returns a 1b when read indicating that bridge
1539 ** is able to respond to fast back to back transactions on its primary interface.
1541 ** 05 1 66 MHz Capable Indication: Returns a 1b when read indicating that bridge primary interface is 66 MHz capable.
1543 ** 04 1 Capabilities List Enable: Returns 1b when read indicating that bridge supports PCI standard enhanced capabilities.
1544 ** Offset 34h (Capability Pointer register)
1545 ** provides the offset for the first entry
1546 ** in the linked list of enhanced capabilities.
1547 ** 03 0 Interrupt Status: Reflects the state of the interrupt in the device/function.
1548 ** The bridge does not support interrupts.
1549 ** 02:00 000 Reserved
1550 **==============================================================================
1552 #define ARCMSR_PCI2PCI_PRIMARY_STATUS_REG 0x06 /*word: 06,07 */
1553 #define ARCMSR_ADAP_66MHZ 0x20
1555 **==============================================================================
1556 ** 0x08 : revision ID
1557 ** Bit Default Description
1558 ** 07:00 00000000 Revision ID (RID): '00h' indicating bridge A-0 stepping.
1559 **==============================================================================
1561 #define ARCMSR_PCI2PCI_REVISIONID_REG 0x08 /*byte*/
1563 **==============================================================================
1564 ** 0x0b-0x09 : 0180_00 (class code 1,native pci mode )
1565 ** Bit Default Description
1566 ** 23:16 06h Base Class Code (BCC): Indicates that this is a bridge device.
1567 ** 15:08 04h Sub Class Code (SCC): Indicates this is of type PCI-to-PCI bridge.
1568 ** 07:00 00h Programming Interface (PIF): Indicates that this is standard (non-subtractive) PCI-PCI bridge.
1569 **==============================================================================
1571 #define ARCMSR_PCI2PCI_CLASSCODE_REG 0x09 /*3bytes*/
1573 **==============================================================================
1574 ** 0x0c : cache line size
1575 ** Bit Default Description
1576 ** 07:00 00h Cache Line Size (CLS): Designates the cache line size in 32-bit dword units.
1577 ** The contents of this register are factored into
1578 ** internal policy decisions associated with memory read prefetching,
1579 ** and the promotion of Memory Write transactions to MWI transactions.
1580 ** Valid cache line sizes are 8 and 16 dwords.
1581 ** When the cache line size is set to an invalid value,
1582 ** bridge behaves as though the cache line size was set to 00h.
1583 **==============================================================================
1585 #define ARCMSR_PCI2PCI_PRIMARY_CACHELINESIZE_REG 0x0C /*byte*/
1587 **==============================================================================
1588 ** 0x0d : latency timer (number of pci clock 00-ff )
1589 ** Bit Default Description
1590 ** Primary Latency Timer (PTV):
1591 ** 07:00 00h (Conventional PCI) Conventional PCI Mode: Primary bus Master latency timer. Indicates the number of PCI clock cycles,
1592 ** referenced from the assertion of FRAME# to the expiration of the timer,
1593 ** when bridge may continue as master of the current transaction. All bits are writable,
1594 ** resulting in a granularity of 1 PCI clock cycle.
1595 ** When the timer expires (i.e., equals 00h)
1596 ** bridge relinquishes the bus after the first data transfer
1597 ** when its PCI bus grant has been deasserted.
1598 ** or 40h (PCI-X) PCI-X Mode: Primary bus Master latency timer.
1599 ** Indicates the number of PCI clock cycles,
1600 ** referenced from the assertion of FRAME# to the expiration of the timer,
1601 ** when bridge may continue as master of the current transaction.
1602 ** All bits are writable, resulting in a granularity of 1 PCI clock cycle.
1603 ** When the timer expires (i.e., equals 00h) bridge relinquishes the bus at the next ADB.
1604 ** (Except in the case where MLT expires within 3 data phases
1605 ** of an ADB.In this case bridge continues on
1606 ** until it reaches the next ADB before relinquishing the bus.)
1607 **==============================================================================
1609 #define ARCMSR_PCI2PCI_PRIMARY_LATENCYTIMER_REG 0x0D /*byte*/
1611 **==============================================================================
1612 ** 0x0e : (header type,single function )
1613 ** Bit Default Description
1614 ** 07 0 Multi-function device (MVD): 80331 is a single-function device.
1615 ** 06:00 01h Header Type (HTYPE): Defines the layout of addresses 10h through 3Fh in configuration space.
1616 ** Returns ¡§01h¡¨ when read indicating
1617 ** that the register layout conforms to the standard PCI-to-PCI bridge layout.
1618 **==============================================================================
1620 #define ARCMSR_PCI2PCI_HEADERTYPE_REG 0x0E /*byte*/
1622 **==============================================================================
1624 **==============================================================================
1627 **==============================================================================
1629 ** PCI CFG Base Address #0 (0x10)
1630 **==============================================================================
1633 **==============================================================================
1635 ** PCI CFG Base Address #1 (0x14)
1636 **==============================================================================
1639 **==============================================================================
1641 ** PCI CFG Base Address #2 (0x18)
1642 **-----------------0x1A,0x19,0x18--Bus Number Register - BNR
1643 ** Bit Default Description
1644 ** 23:16 00h Subordinate Bus Number (SBBN): Indicates the highest PCI bus number below this bridge.
1645 ** Any Type 1 configuration cycle
1646 ** on the primary bus whose bus number is greater than the secondary bus number,
1647 ** and less than or equal to the subordinate bus number
1648 ** is forwarded unaltered as a Type 1 configuration cycle on the secondary PCI bus.
1649 ** 15:08 00h Secondary Bus Number (SCBN): Indicates the bus number of PCI to which the secondary interface is connected.
1650 ** Any Type 1 configuration cycle matching this bus number
1651 ** is translated to a Type 0 configuration cycle (or a Special Cycle)
1652 ** before being executed on bridge's secondary PCI bus.
1653 ** 07:00 00h Primary Bus Number (PBN): Indicates bridge primary bus number.
1654 ** Any Type 1 configuration cycle on the primary interface
1655 ** with a bus number that is less than the contents
1656 ** of this register field does not be claimed by bridge.
1657 **-----------------0x1B--Secondary Latency Timer Register - SLTR
1658 ** Bit Default Description
1659 ** Secondary Latency Timer (STV):
1660 ** 07:00 00h (Conventional PCI) Conventional PCI Mode: Secondary bus Master latency timer.
1661 ** Indicates the number of PCI clock cycles,
1662 ** referenced from the assertion of FRAME# to the expiration of the timer,
1663 ** when bridge may continue as master of the current transaction. All bits are writable,
1664 ** resulting in a granularity of 1 PCI clock cycle.
1665 ** When the timer expires (i.e., equals 00h)
1666 ** bridge relinquishes the bus after the first data transfer
1667 ** when its PCI bus grant has been deasserted.
1668 ** or 40h (PCI-X) PCI-X Mode: Secondary bus Master latency timer.
1669 ** Indicates the number of PCI clock cycles,referenced from the assertion of FRAME#
1670 ** to the expiration of the timer,
1671 ** when bridge may continue as master of the current transaction. All bits are writable,
1672 ** resulting in a granularity of 1 PCI clock cycle.
1673 ** When the timer expires (i.e., equals 00h) bridge relinquishes the bus at the next ADB.
1674 ** (Except in the case where MLT expires within 3 data phases of an ADB.
1675 ** In this case bridge continues on until it reaches the next ADB
1676 ** before relinquishing the bus)
1677 **==============================================================================
1679 #define ARCMSR_PCI2PCI_PRIMARY_BUSNUMBER_REG 0x18 /*3byte 0x1A,0x19,0x18*/
1680 #define ARCMSR_PCI2PCI_SECONDARY_BUSNUMBER_REG 0x19 /*byte*/
1681 #define ARCMSR_PCI2PCI_SUBORDINATE_BUSNUMBER_REG 0x1A /*byte*/
1682 #define ARCMSR_PCI2PCI_SECONDARY_LATENCYTIMER_REG 0x1B /*byte*/
1684 **==============================================================================
1686 ** PCI CFG Base Address #3 (0x1C)
1687 **-----------------0x1D,0x1C--I/O Base and Limit Register - IOBL
1688 ** Bit Default Description
1689 ** 15:12 0h I/O Limit Address Bits [15:12]: Defines the top address of an address range to
1690 ** determine when to forward I/O transactions from one interface to the other.
1691 ** These bits correspond to address lines 15:12 for 4KB alignment.
1692 ** Bits 11:0 are assumed to be FFFh.
1693 ** 11:08 1h I/O Limit Addressing Capability: This field is hard-wired to 1h, indicating support 32-bit I/O addressing.
1694 ** 07:04 0h I/O Base Address Bits [15:12]: Defines the bottom address of
1695 ** an address range to determine when to forward I/O transactions
1696 ** from one interface to the other.
1697 ** These bits correspond to address lines 15:12 for 4KB alignment.
1698 ** Bits 11:0 are assumed to be 000h.
1699 ** 03:00 1h I/O Base Addressing Capability: This is hard-wired to 1h, indicating support for 32-bit I/O addressing.
1700 **-----------------0x1F,0x1E--Secondary Status Register - SSR
1701 ** Bit Default Description
1702 ** 15 0b Detected Parity Error: The bridge sets this bit to a 1b whenever it detects an address,
1703 ** attribute or data parity error on its secondary interface.
1704 ** 14 0b Received System Error: The bridge sets this bit when it samples SERR# asserted on its secondary bus interface.
1705 ** 13 0b Received Master Abort: The bridge sets this bit to a 1b when,
1706 ** acting as the initiator on the secondary bus,
1707 ** it's transaction (with the exception of special cycles)
1708 ** has been terminated with a Master Abort.
1709 ** 12 0b Received Target Abort: The bridge sets this bit to a 1b when,
1710 ** acting as the initiator on the secondary bus,
1711 ** it's transaction has been terminated with a Target Abort.
1712 ** 11 0b Signaled Target Abort: The bridge sets this bit to a 1b when it,
1713 ** as the target of a transaction, terminates it with a Target Abort.
1714 ** In PCI-X mode this bit is also set when it forwards a SCM with a target abort error code.
1715 ** 10:09 01b DEVSEL# Timing: Indicates slowest response to a non-configuration command on the secondary interface.
1716 ** Returns ¡§01b¡¨ when read, indicating that bridge responds no slower than with medium timing.
1717 ** 08 0b Master Data Parity Error: The bridge sets this bit to a 1b when all of the following conditions are true:
1718 ** The bridge is the current master on the secondary bus
1719 ** S_PERR# is detected asserted or is asserted by bridge
1720 ** The Parity Error Response bit is set in the Command register
1721 ** 07 1b Fast Back-to-Back Capable (FBC): Indicates that the secondary interface of bridge can receive fast back-to-back cycles.
1723 ** 05 1b 66 MHz Capable (C66): Indicates the secondary interface of the bridge is 66 MHz capable.
1725 ** 04:00 00h Reserved
1726 **==============================================================================
1728 #define ARCMSR_PCI2PCI_IO_BASE_REG 0x1C /*byte*/
1729 #define ARCMSR_PCI2PCI_IO_LIMIT_REG 0x1D /*byte*/
1730 #define ARCMSR_PCI2PCI_SECONDARY_STATUS_REG 0x1E /*word: 0x1F,0x1E */
1732 **==============================================================================
1734 ** PCI CFG Base Address #4 (0x20)
1735 **-----------------0x23,0x22,0x21,0x20--Memory Base and Limit Register - MBL
1736 ** Bit Default Description
1737 ** 31:20 000h Memory Limit: These 12 bits are compared with P_AD[31:20] of the incoming address to determine
1738 ** the upper 1MB aligned value (exclusive) of the range.
1739 ** The incoming address must be less than or equal to this value.
1740 ** For the purposes of address decoding the lower 20 address bits (P_AD[19:0]
1741 ** are assumed to be F FFFFh.
1742 ** 19:16 0h Reserved.
1743 ** 15:04 000h Memory Base: These 12 bits are compared with bits P_AD[31:20]
1744 ** of the incoming address to determine the lower 1MB
1745 ** aligned value (inclusive) of the range.
1746 ** The incoming address must be greater than or equal to this value.
1747 ** For the purposes of address decoding the lower 20 address bits (P_AD[19:0])
1748 ** are assumed to be 0 0000h.
1749 ** 03:00 0h Reserved.
1750 **==============================================================================
1752 #define ARCMSR_PCI2PCI_NONPREFETCHABLE_MEMORY_BASE_REG 0x20 /*word: 0x21,0x20 */
1753 #define ARCMSR_PCI2PCI_NONPREFETCHABLE_MEMORY_LIMIT_REG 0x22 /*word: 0x23,0x22 */
1755 **==============================================================================
1757 ** PCI CFG Base Address #5 (0x24)
1758 **-----------------0x27,0x26,0x25,0x24--Prefetchable Memory Base and Limit Register - PMBL
1759 ** Bit Default Description
1760 ** 31:20 000h Prefetchable Memory Limit: These 12 bits are compared with P_AD[31:20] of the incoming address to determine
1761 ** the upper 1MB aligned value (exclusive) of the range.
1762 ** The incoming address must be less than or equal to this value.
1763 ** For the purposes of address decoding the lower 20 address bits (P_AD[19:0]
1764 ** are assumed to be F FFFFh.
1765 ** 19:16 1h 64-bit Indicator: Indicates that 64-bit addressing is supported.
1766 ** 15:04 000h Prefetchable Memory Base: These 12 bits are compared with bits P_AD[31:20]
1767 ** of the incoming address to determine the lower 1MB aligned value (inclusive)
1769 ** The incoming address must be greater than or equal to this value.
1770 ** For the purposes of address decoding the lower 20 address bits (P_AD[19:0])
1771 ** are assumed to be 0 0000h.
1772 ** 03:00 1h 64-bit Indicator: Indicates that 64-bit addressing is supported.
1773 **==============================================================================
1775 #define ARCMSR_PCI2PCI_PREFETCHABLE_MEMORY_BASE_REG 0x24 /*word: 0x25,0x24 */
1776 #define ARCMSR_PCI2PCI_PREFETCHABLE_MEMORY_LIMIT_REG 0x26 /*word: 0x27,0x26 */
1778 **==============================================================================
1780 ** Bit Default Description
1781 ** 31:00 00000000h Prefetchable Memory Base Upper Portion: All bits are read/writable
1782 ** bridge supports full 64-bit addressing.
1783 **==============================================================================
1785 #define ARCMSR_PCI2PCI_PREFETCHABLE_MEMORY_BASE_UPPER32_REG 0x28 /*dword: 0x2b,0x2a,0x29,0x28 */
1787 **==============================================================================
1789 ** Bit Default Description
1790 ** 31:00 00000000h Prefetchable Memory Limit Upper Portion: All bits are read/writable
1791 ** bridge supports full 64-bit addressing.
1792 **==============================================================================
1794 #define ARCMSR_PCI2PCI_PREFETCHABLE_MEMORY_LIMIT_UPPER32_REG 0x2C /*dword: 0x2f,0x2e,0x2d,0x2c */
1796 **==============================================================================
1798 ** Bit Default Description
1799 ** 07:00 DCh Capabilities Pointer: Pointer to the first CAP ID entry in the capabilities list is at DCh in PCI configuration
1800 ** space. (Power Management Capability Registers)
1801 **==============================================================================
1803 #define ARCMSR_PCI2PCI_CAPABILITIES_POINTER_REG 0x34 /*byte*/
1805 **==============================================================================
1806 ** 0x3b-0x35 : reserved
1807 **==============================================================================
1810 **==============================================================================
1813 ** Bit Default Description
1814 ** 15:08 00h Interrupt Pin (PIN): Bridges do not support the generation of interrupts.
1815 ** 07:00 00h Interrupt Line (LINE): The bridge does not generate interrupts, so this is reserved as '00h'.
1816 **==============================================================================
1818 #define ARCMSR_PCI2PCI_PRIMARY_INTERRUPT_LINE_REG 0x3C /*byte*/
1819 #define ARCMSR_PCI2PCI_PRIMARY_INTERRUPT_PIN_REG 0x3D /*byte*/
1821 **==============================================================================
1823 ** Bit Default Description
1824 ** 15:12 0h Reserved
1825 ** 11 0b Discard Timer SERR# Enable: Controls the generation of SERR# on the primary interface (P_SERR#) in response
1826 ** to a timer discard on either the primary or secondary interface.
1827 ** 0b=SERR# is not asserted.
1828 ** 1b=SERR# is asserted.
1829 ** 10 0b Discard Timer Status (DTS): This bit is set to a '1b' when either the primary or secondary discard timer expires.
1830 ** The delayed completion is then discarded.
1831 ** 09 0b Secondary Discard Timer (SDT): Sets the maximum number of PCI clock cycles
1832 ** that bridge waits for an initiator on the secondary bus
1833 ** to repeat a delayed transaction request.
1834 ** The counter starts when the delayed transaction completion is ready
1835 ** to be returned to the initiator.
1836 ** When the initiator has not repeated the transaction
1837 ** at least once before the counter expires,bridge
1838 ** discards the delayed transaction from its queues.
1839 ** 0b=The secondary master time-out counter is 2 15 PCI clock cycles.
1840 ** 1b=The secondary master time-out counter is 2 10 PCI clock cycles.
1841 ** 08 0b Primary Discard Timer (PDT): Sets the maximum number of PCI clock cycles
1842 ** that bridge waits for an initiator on the primary bus
1843 ** to repeat a delayed transaction request.
1844 ** The counter starts when the delayed transaction completion
1845 ** is ready to be returned to the initiator.
1846 ** When the initiator has not repeated the transaction
1847 ** at least once before the counter expires,
1848 ** bridge discards the delayed transaction from its queues.
1849 ** 0b=The primary master time-out counter is 2 15 PCI clock cycles.
1850 ** 1b=The primary master time-out counter is 2 10 PCI clock cycles.
1851 ** 07 0b Fast Back-to-Back Enable (FBE): The bridge does not initiate back to back transactions.
1852 ** 06 0b Secondary Bus Reset (SBR):
1853 ** When cleared to 0b: The bridge deasserts S_RST#,
1854 ** when it had been asserted by writing this bit to a 1b.
1855 ** When set to 1b: The bridge asserts S_RST#.
1856 ** 05 0b Master Abort Mode (MAM): Dictates bridge behavior on the initiator bus
1857 ** when a master abort termination occurs in response to
1858 ** a delayed transaction initiated by bridge on the target bus.
1859 ** 0b=The bridge asserts TRDY# in response to a non-locked delayed transaction,
1860 ** and returns FFFF FFFFh when a read.
1861 ** 1b=When the transaction had not yet been completed on the initiator bus
1862 ** (e.g.,delayed reads, or non-posted writes),
1863 ** then bridge returns a Target Abort in response to the original requester
1864 ** when it returns looking for its delayed completion on the initiator bus.
1865 ** When the transaction had completed on the initiator bus (e.g., a PMW),
1866 ** then bridge asserts P_SERR# (when enabled).
1867 ** For PCI-X transactions this bit is an enable for the assertion of P_SERR# due to a master abort
1868 ** while attempting to deliver a posted memory write on the destination bus.
1869 ** 04 0b VGA Alias Filter Enable: This bit dictates bridge behavior in conjunction with the VGA enable bit
1870 ** (also of this register),
1871 ** and the VGA Palette Snoop Enable bit (Command Register).
1872 ** When the VGA enable, or VGA Palette Snoop enable bits are on (i.e., 1b)
1873 ** the VGA Aliasing bit for the corresponding enabled functionality,:
1874 ** 0b=Ignores address bits AD[15:10] when decoding VGA I/O addresses.
1875 ** 1b=Ensures that address bits AD[15:10] equal 000000b when decoding VGA I/O addresses.
1876 ** When all VGA cycle forwarding is disabled, (i.e., VGA Enable bit =0b and VGA Palette Snoop bit =0b),
1877 ** then this bit has no impact on bridge behavior.
1878 ** 03 0b VGA Enable: Setting this bit enables address decoding
1879 ** and transaction forwarding of the following VGA transactions from the primary bus
1880 ** to the secondary bus:
1881 ** frame buffer memory addresses 000A0000h:000BFFFFh,
1882 ** VGA I/O addresses 3B0:3BBh and 3C0h:3DFh, where AD[31:16]=¡§0000h?** ?and AD[15:10] are either not decoded (i.e., don't cares),
1883 ** or must be ¡§000000b¡¨
1884 ** depending upon the state of the VGA Alias Filter Enable bit. (bit(4) of this register)
1885 ** I/O and Memory Enable bits must be set in the Command register
1886 ** to enable forwarding of VGA cycles.
1887 ** 02 0b ISA Enable: Setting this bit enables special handling
1888 ** for the forwarding of ISA I/O transactions that fall within the address range
1889 ** specified by the I/O Base and Limit registers,
1890 ** and are within the lowest 64Kbyte of the I/O address map
1891 ** (i.e., 0000 0000h - 0000 FFFFh).
1892 ** 0b=All I/O transactions that fall within the I/O Base
1893 ** and Limit registers' specified range are forwarded
1894 ** from primary to secondary unfiltered.
1895 ** 1b=Blocks the forwarding from primary to secondary
1896 ** of the top 768 bytes of each 1Kbyte alias.
1897 ** On the secondary the top 768 bytes of each 1K alias
1898 ** are inversely decoded and forwarded
1899 ** from secondary to primary.
1900 ** 01 0b SERR# Forward Enable: 0b=The bridge does not assert P_SERR# as a result of an S_SERR# assertion.
1901 ** 1b=The bridge asserts P_SERR# whenever S_SERR# is detected
1902 ** asserted provided the SERR# Enable bit is set (PCI Command Register bit(8)=1b).
1903 ** 00 0b Parity Error Response: This bit controls bridge response to a parity error
1904 ** that is detected on its secondary interface.
1905 ** 0b=When a data parity error is detected bridge does not assert S_PERR#.
1906 ** Also bridge does not assert P_SERR# in response to a detected address
1907 ** or attribute parity error.
1908 ** 1b=When a data parity error is detected bridge asserts S_PERR#.
1909 ** The bridge also asserts P_SERR# (when enabled globally via bit(8)
1910 ** of the Command register)
1911 ** in response to a detected address or attribute parity error.
1912 **==============================================================================
1914 #define ARCMSR_PCI2PCI_BRIDGE_CONTROL_REG 0x3E /*word*/
1916 **************************************************************************
1917 ** Device Specific Registers 40-A7h
1918 **************************************************************************
1919 ** ----------------------------------------------------------------------------------------------------------
1920 ** | Byte 3 | Byte 2 | Byte 1 | Byte 0 | Configu-ration Byte Offset
1921 ** ----------------------------------------------------------------------------------------------------------
1922 ** | Bridge Control 0 | Arbiter Control/Status | Reserved | 40h
1923 ** ----------------------------------------------------------------------------------------------------------
1924 ** | Bridge Control 2 | Bridge Control 1 | 44h
1925 ** ----------------------------------------------------------------------------------------------------------
1926 ** | Reserved | Bridge Status | 48h
1927 ** ----------------------------------------------------------------------------------------------------------
1929 ** ----------------------------------------------------------------------------------------------------------
1930 ** | Prefetch Policy | Multi-Transaction Timer | 50h
1931 ** ----------------------------------------------------------------------------------------------------------
1932 ** | Reserved | Pre-boot Status | P_SERR# Assertion Control | 54h
1933 ** ----------------------------------------------------------------------------------------------------------
1934 ** | Reserved | Reserved | Secondary Decode Enable | 58h
1935 ** ----------------------------------------------------------------------------------------------------------
1936 ** | Reserved | Secondary IDSEL | 5Ch
1937 ** ----------------------------------------------------------------------------------------------------------
1939 ** ----------------------------------------------------------------------------------------------------------
1940 ** | Reserved | 68h:CBh
1941 ** ----------------------------------------------------------------------------------------------------------
1942 **************************************************************************
1943 **==============================================================================
1944 ** 0x42-0x41: Secondary Arbiter Control/Status Register - SACSR
1945 ** Bit Default Description
1946 ** 15:12 1111b Grant Time-out Violator: This field indicates the agent that violated the Grant Time-out rule
1947 ** (PCI=16 clocks,PCI-X=6 clocks).
1948 ** Note that this field is only meaningful when:
1949 ** # Bit[11] of this register is set to 1b,
1950 ** indicating that a Grant Time-out violation had occurred.
1951 ** # bridge internal arbiter is enabled.
1952 ** Bits[15:12] Violating Agent (REQ#/GNT# pair number)
1953 ** 0000b REQ#/GNT#[0]
1954 ** 0001b REQ#/GNT#[1]
1955 ** 0010b REQ#/GNT#[2]
1956 ** 0011b REQ#/GNT#[3]
1957 ** 1111b Default Value (no violation detected)
1958 ** When bit[11] is cleared by software, this field reverts back to its default value.
1959 ** All other values are Reserved
1960 ** 11 0b Grant Time-out Occurred: When set to 1b,
1961 ** this indicates that a Grant Time-out error had occurred involving one of the secondary bus agents.
1962 ** Software clears this bit by writing a 1b to it.
1963 ** 10 0b Bus Parking Control: 0=During bus idle, bridge parks the bus on the last master to use the bus.
1964 ** 1=During bus idle, bridge parks the bus on itself.
1965 ** The bus grant is removed from the last master and internally asserted to bridge.
1966 ** 09:08 00b Reserved
1967 ** 07:00 0000 0000b Secondary Bus Arbiter Priority Configuration: The bridge secondary arbiter provides two rings of arbitration priority.
1968 ** Each bit of this field assigns its corresponding secondary
1969 ** bus master to either the high priority arbiter ring (1b)
1970 ** or to the low priority arbiter ring (0b).
1971 ** Bits [3:0] correspond to request inputs S_REQ#[3:0], respectively.
1972 ** Bit [6] corresponds to the bridge internal secondary bus request
1973 ** while Bit [7] corresponds to the SATU secondary bus request.
1974 ** Bits [5:4] are unused.
1975 ** 0b=Indicates that the master belongs to the low priority group.
1976 ** 1b=Indicates that the master belongs to the high priority group
1977 **=================================================================================
1978 ** 0x43: Bridge Control Register 0 - BCR0
1979 ** Bit Default Description
1980 ** 07 0b Fully Dynamic Queue Mode: 0=The number of Posted write transactions is limited to eight
1981 ** and the Posted Write data is limited to 4KB.
1982 ** 1=Operation in fully dynamic queue mode. The bridge enqueues up to
1983 ** 14 Posted Memory Write transactions and 8KB of posted write data.
1984 ** 06:03 0H Reserved.
1985 ** 02 0b Upstream Prefetch Disable: This bit disables bridge ability
1986 ** to perform upstream prefetch operations for Memory
1987 ** Read requests received on its secondary interface.
1988 ** This bit also controls the bridge's ability to generate advanced read commands
1989 ** when forwarding a Memory Read Block transaction request upstream from a PCI-X bus
1990 ** to a Conventional PCI bus.
1991 ** 0b=bridge treats all upstream Memory Read requests as though they target prefetchable memory.
1992 ** The use of Memory Read Line and Memory Read
1993 ** Multiple is enabled when forwarding a PCI-X Memory Read Block request
1994 ** to an upstream bus operating in Conventional PCI mode.
1995 ** 1b=bridge treats upstream PCI Memory Read requests as though
1996 ** they target non-prefetchable memory and forwards upstream PCI-X Memory
1997 ** Read Block commands as Memory Read
1998 ** when the primary bus is operating
1999 ** in Conventional PCI mode.
2000 ** NOTE: This bit does not affect bridge ability to perform read prefetching
2001 ** when the received command is Memory Read Line or Memory Read Multiple.
2002 **=================================================================================
2003 ** 0x45-0x44: Bridge Control Register 1 - BCR1 (Sheet 2 of 2)
2004 ** Bit Default Description
2005 ** 15:08 0000000b Reserved
2006 ** 07:06 00b Alias Command Mapping: This two bit field determines how bridge handles PCI-X ¡§Alias¡¨ commands,
2007 ** specifically the Alias to Memory Read Block and Alias to Memory Write Block commands.
2008 ** The three options for handling these alias commands are to either pass it as is,
2009 ** re-map to the actual block memory read/write command encoding, or ignore
2010 ** the transaction forcing a Master Abort to occur on the Origination Bus.
2011 ** Bit (7:6) Handling of command
2012 ** 0 0 Re-map to Memory Read/Write Block before forwarding
2013 ** 0 1 Enqueue and forward the alias command code unaltered
2014 ** 1 0 Ignore the transaction, forcing Master Abort
2016 ** 05 1b Watchdog Timers Disable: Disables or enables all 2 24 Watchdog Timers in both directions.
2017 ** The watchdog timers are used to detect prohibitively long latencies in the system.
2018 ** The watchdog timer expires when any Posted Memory Write (PMW), Delayed Request,
2019 ** or Split Requests (PCI-X mode) is not completed within 2 24 events
2020 ** (¡§events¡¨ are defined as PCI Clocks when operating in PCI-X mode,
2021 ** and as the number of times being retried when operating in Conventional PCI mode)
2022 ** 0b=All 2 24 watchdog timers are enabled.
2023 ** 1b=All 2 24 watchdog timers are disabled and there is no limits to
2024 ** the number of attempts bridge makes when initiating a PMW,
2025 ** transacting a Delayed Transaction, or how long it waits for
2026 ** a split completion corresponding to one of its requests.
2027 ** 04 0b GRANT# time-out disable: This bit enables/disables the GNT# time-out mechanism.
2028 ** Grant time-out is 16 clocks for conventional PCI, and 6 clocks for PCI-X.
2029 ** 0b=The Secondary bus arbiter times out an agent
2030 ** that does not assert FRAME# within 16/6 clocks of receiving its grant,
2031 ** once the bus has gone idle.
2032 ** The time-out counter begins as soon as the bus goes idle with the new GNT# asserted.
2033 ** An infringing agent does not receive a subsequent GNT#
2034 ** until it de-asserts its REQ# for at least one clock cycle.
2035 ** 1b=GNT# time-out mechanism is disabled.
2037 ** 02 0b Secondary Discard Timer Disable: This bit enables/disables bridge secondary delayed transaction discard mechanism.
2038 ** The time out mechanism is used to ensure that initiators
2039 ** of delayed transactions return for their delayed completion data/status
2040 ** within a reasonable amount of time after it is available from bridge.
2041 ** 0b=The secondary master time-out counter is enabled
2042 ** and uses the value specified by the Secondary Discard Timer bit
2043 ** (see Bridge Control Register).
2044 ** 1b=The secondary master time-out counter is disabled.
2045 ** The bridge waits indefinitely for a secondary bus master
2046 ** to repeat a delayed transaction.
2047 ** 01 0b Primary Discard Timer Disable: This bit enables/disables bridge primary delayed transaction discard mechanism.
2048 ** The time out mechanism is used to ensure that initiators
2049 ** of delayed transactions return for their delayed completion data/status
2050 ** within a reasonable amount of time after it is available from bridge.
2051 ** 0b=The primary master time-out counter is enabled and uses the value specified
2052 ** by the Primary Discard Timer bit (see Bridge Control Register).
2053 ** 1b=The secondary master time-out counter is disabled.
2054 ** The bridge waits indefinitely for a secondary bus master
2055 ** to repeat a delayed transaction.
2057 **=================================================================================
2058 ** 0x47-0x46: Bridge Control Register 2 - BCR2
2059 ** Bit Default Description
2060 ** 15:07 0000b Reserved.
2061 ** 06 0b Global Clock Out Disable (External Secondary Bus Clock Source Enable):
2062 ** This bit disables all of the secondary PCI clock outputs including
2063 ** the feedback clock S_CLKOUT.
2064 ** This means that the user is required to provide an S_CLKIN input source.
2065 ** 05:04 11 (66 MHz) Preserved.
2068 ** 03:00 Fh (100 MHz & 66 MHz)
2070 ** This 4 bit field provides individual enable/disable mask bits for each of bridge
2071 ** secondary PCI clock outputs. Some, or all secondary clock outputs (S_CLKO[3:0])
2072 ** default to being enabled following the rising edge of P_RST#, depending on the
2073 ** frequency of the secondary bus clock:
2074 ** ¡E Designs with 100 MHz (or lower) Secondary PCI clock power up with
2075 ** all four S_CLKOs enabled by default. (SCLKO[3:0])¡P
2076 ** ¡E Designs with 133 MHz Secondary PCI clock power up
2077 ** with the lower order 3 S_CLKOs enabled by default.
2078 ** (S_CLKO[2:0]) Only those SCLKs that power up enabled by can be connected
2079 ** to downstream device clock inputs.
2080 **=================================================================================
2081 ** 0x49-0x48: Bridge Status Register - BSR
2082 ** Bit Default Description
2083 ** 15 0b Upstream Delayed Transaction Discard Timer Expired: This bit is set to a 1b and P_SERR#
2084 ** is conditionally asserted when the secondary discard timer expires.
2085 ** 14 0b Upstream Delayed/Split Read Watchdog Timer Expired:
2086 ** Conventional PCI Mode: This bit is set to a 1b and P_SERR#
2087 ** is conditionally asserted when bridge discards an upstream delayed read ** ** transaction request after 2 24 retries following the initial retry.
2088 ** PCI-X Mode: This bit is set to a 1b and P_SERR# is conditionally asserted
2089 ** when bridge discards an upstream split read request
2090 ** after waiting in excess of 2 24 clocks for the corresponding
2091 ** Split Completion to arrive.
2092 ** 13 0b Upstream Delayed/Split Write Watchdog Timer Expired:
2093 ** Conventional PCI Mode: This bit is set to a 1b and P_SERR#
2094 ** is conditionally asserted when bridge discards an upstream delayed write ** ** transaction request after 2 24 retries following the initial retry.
2095 ** PCI-X Mode: This bit is set to a 1b and P_SERR#
2096 ** is conditionally asserted when bridge discards an upstream split write request ** after waiting in excess of 2 24 clocks for the corresponding
2097 ** Split Completion to arrive.
2098 ** 12 0b Master Abort during Upstream Posted Write: This bit is set to a 1b and P_SERR#
2099 ** is conditionally asserted when a Master Abort occurs as a result of an attempt,
2100 ** by bridge, to retire a PMW upstream.
2101 ** 11 0b Target Abort during Upstream Posted Write: This bit is set to a 1b and P_SERR#
2102 ** is conditionally asserted when a Target Abort occurs as a result of an attempt,
2103 ** by bridge, to retire a PMW upstream.
2104 ** 10 0b Upstream Posted Write Data Discarded: This bit is set to a 1b and P_SERR#
2105 ** is conditionally asserted when bridge discards an upstream PMW transaction
2106 ** after receiving 2 24 target retries from the primary bus target
2107 ** 09 0b Upstream Posted Write Data Parity Error: This bit is set to a 1b and P_SERR#
2108 ** is conditionally asserted when a data parity error is detected by bridge
2109 ** while attempting to retire a PMW upstream
2110 ** 08 0b Secondary Bus Address Parity Error: This bit is set to a 1b and P_SERR#
2111 ** is conditionally asserted when bridge detects an address parity error on
2112 ** the secondary bus.
2113 ** 07 0b Downstream Delayed Transaction Discard Timer Expired: This bit is set to a 1b and P_SERR#
2114 ** is conditionally asserted when the primary bus discard timer expires.
2115 ** 06 0b Downstream Delayed/Split Read Watchdog Timer Expired:
2116 ** Conventional PCI Mode: This bit is set to a 1b and P_SERR#
2117 ** is conditionally asserted when bridge discards a downstream delayed read ** ** transaction request after receiving 2 24 target retries
2118 ** from the secondary bus target.
2119 ** PCI-X Mode: This bit is set to a 1b and P_SERR# is conditionally asserted
2120 ** when bridge discards a downstream split read request
2121 ** after waiting in excess of 2 24 clocks for the corresponding
2122 ** Split Completion to arrive.
2123 ** 05 0b Downstream Delayed Write/Split Watchdog Timer Expired:
2124 ** Conventional PCI Mode: This bit is set to a 1b and P_SERR# is conditionally asserted
2125 ** when bridge discards a downstream delayed write transaction request
2126 ** after receiving 2 24 target retries from the secondary bus target.
2127 ** PCI-X Mode: This bit is set to a 1b and P_SERR#
2128 ** is conditionally asserted when bridge discards a downstream
2129 ** split write request after waiting in excess of 2 24 clocks
2130 ** for the corresponding Split Completion to arrive.
2131 ** 04 0b Master Abort during Downstream Posted Write: This bit is set to a 1b and P_SERR#
2132 ** is conditionally asserted when a Master Abort occurs as a result of an attempt,
2133 ** by bridge, to retire a PMW downstream.
2134 ** 03 0b Target Abort during Downstream Posted Write: This bit is set to a 1b and P_SERR# is conditionally asserted
2135 ** when a Target Abort occurs as a result of an attempt, by bridge,
2136 ** to retire a PMW downstream.
2137 ** 02 0b Downstream Posted Write Data Discarded: This bit is set to a 1b and P_SERR#
2138 ** is conditionally asserted when bridge discards a downstream PMW transaction
2139 ** after receiving 2 24 target retries from the secondary bus target
2140 ** 01 0b Downstream Posted Write Data Parity Error: This bit is set to a 1b and P_SERR#
2141 ** is conditionally asserted when a data parity error is detected by bridge
2142 ** while attempting to retire a PMW downstream.
2143 ** 00 0b Primary Bus Address Parity Error: This bit is set to a 1b and P_SERR# is conditionally asserted
2144 ** when bridge detects an address parity error on the primary bus.
2145 **==================================================================================
2146 ** 0x51-0x50: Bridge Multi-Transaction Timer Register - BMTTR
2147 ** Bit Default Description
2148 ** 15:13 000b Reserved
2149 ** 12:10 000b GRANT# Duration: This field specifies the count (PCI clocks)
2150 ** that a secondary bus master has its grant maintained in order to enable
2151 ** multiple transactions to execute within the same arbitration cycle.
2152 ** Bit[02:00] GNT# Extended Duration
2153 ** 000 MTT Disabled (Default=no GNT# extension)
2159 ** 110 Invalid (treated as 000)
2160 ** 111 Invalid (treated as 000)
2161 ** 09:08 00b Reserved
2162 ** 07:00 FFh MTT Mask: This field enables/disables MTT usage for each REQ#/GNT#
2163 ** pair supported by bridge secondary arbiter.
2164 ** Bit(7) corresponds to SATU internal REQ#/GNT# pair,
2165 ** bit(6) corresponds to bridge internal REQ#/GNT# pair,
2166 ** bit(5) corresponds to REQ#/GNT#(5) pair, etc.
2167 ** When a given bit is set to 1b, its corresponding REQ#/GNT#
2168 ** pair is enabled for MTT functionality as determined by bits(12:10) of this register.
2169 ** When a given bit is cleared to 0b, its corresponding REQ#/GNT# pair is disabled from using the MTT.
2170 **==================================================================================
2171 ** 0x53-0x52: Read Prefetch Policy Register - RPPR
2172 ** Bit Default Description
2173 ** 15:13 000b ReRead_Primary Bus: 3-bit field indicating the multiplication factor
2174 ** to be used in calculating the number of bytes to prefetch from the secondary bus interface on ** subsequent PreFetch operations given that the read demands were not satisfied
2175 ** using the FirstRead parameter.
2176 ** The default value of 000b correlates to: Command Type Hardwired pre-fetch amount Memory Read 4 DWORDs
2177 ** Memory Read Line 1 cache lines Memory Read Multiple 2 cache lines
2178 ** 12:10 000b FirstRead_Primary Bus: 3-bit field indicating the multiplication factor to be used in calculating
2179 ** the number of bytes to prefetch from the secondary bus interface
2180 ** on the initial PreFetch operation.
2181 ** The default value of 000b correlates to: Command Type Hardwired pre-fetch amount Memory Read 4 DWORDs
2182 ** Memory Read Line 1 cache line Memory Read Multiple 2 cache lines
2183 ** 09:07 010b ReRead_Secondary Bus: 3-bit field indicating the multiplication factor to be used
2184 ** in calculating the number of bytes to prefetch from the primary
2185 ** bus interface on subsequent PreFetch operations given
2186 ** that the read demands were not satisfied using
2187 ** the FirstRead parameter.
2188 ** The default value of 010b correlates to: Command Type Hardwired pre-fetch a
2189 ** mount Memory Read 3 cache lines Memory Read Line 3 cache lines
2190 ** Memory Read Multiple 6 cache lines
2191 ** 06:04 000b FirstRead_Secondary Bus: 3-bit field indicating the multiplication factor to be used
2192 ** in calculating the number of bytes to prefetch from
2193 ** the primary bus interface on the initial PreFetch operation.
2194 ** The default value of 000b correlates to: Command Type Hardwired pre-fetch amount
2195 ** Memory Read 4 DWORDs Memory Read Line 1 cache line Memory Read Multiple 2 cache lines
2196 ** 03:00 1111b Staged Prefetch Enable: This field enables/disables the FirstRead/ReRead pre-fetch
2197 ** algorithm for the secondary and the primary bus interfaces.
2198 ** Bit(3) is a ganged enable bit for REQ#/GNT#[7:3], and bits(2:0) provide individual
2199 ** enable bits for REQ#/GNT#[2:0].
2200 ** (bit(2) is the enable bit for REQ#/GNT#[2], etc...)
2201 ** 1b: enables the staged pre-fetch feature
2202 ** 0b: disables staged pre-fetch,
2203 ** and hardwires read pre-fetch policy to the following for
2205 ** Memory Read Line,
2206 ** and Memory Read Multiple commands:
2207 ** Command Type Hardwired Pre-Fetch Amount...
2208 ** Memory Read 4 DWORDs
2209 ** Memory Read Line 1 cache line
2210 ** Memory Read Multiple 2 cache lines
2211 ** NOTE: When the starting address is not cache line aligned, bridge pre-fetches Memory Read line commands
2212 ** only to the next higher cache line boundary.For non-cache line aligned Memory Read
2213 ** Multiple commands bridge pre-fetches only to the second cache line boundary encountered.
2214 **==================================================================================
2215 ** 0x55-0x54: P_SERR# Assertion Control - SERR_CTL
2216 ** Bit Default Description
2217 ** 15 0b Upstream Delayed Transaction Discard Timer Expired: Dictates the bridge behavior
2218 ** in response to its discarding of a delayed transaction that was initiated from the primary bus.
2219 ** 0b=bridge asserts P_SERR#.
2220 ** 1b=bridge does not assert P_SERR#
2221 ** 14 0b Upstream Delayed/Split Read Watchdog Timer Expired: Dictates bridge behavior following expiration of the subject watchdog timer.
2222 ** 0b=bridge asserts P_SERR#.
2223 ** 1b=bridge does not assert P_SERR#
2224 ** 13 0b Upstream Delayed/Split Write Watchdog Timer Expired: Dictates bridge behavior following expiration of the subject watchdog timer.
2225 ** 0b=bridge asserts P_SERR#.
2226 ** 1b=bridge does not assert P_SERR#
2227 ** 12 0b Master Abort during Upstream Posted Write: Dictates bridge behavior following
2228 ** its having detected a Master Abort while attempting to retire one of its PMWs upstream.
2229 ** 0b=bridge asserts P_SERR#.
2230 ** 1b=bridge does not assert P_SERR#
2231 ** 11 0b Target Abort during Upstream Posted Write: Dictates bridge behavior following
2232 ** its having been terminated with Target Abort while attempting to retire one of its PMWs upstream.
2233 ** 0b=bridge asserts P_SERR#.
2234 ** 1b=bridge does not assert P_SERR#
2235 ** 10 0b Upstream Posted Write Data Discarded: Dictates bridge behavior in the event that
2236 ** it discards an upstream posted write transaction.
2237 ** 0b=bridge asserts P_SERR#.
2238 ** 1b=bridge does not assert P_SERR#
2239 ** 09 0b Upstream Posted Write Data Parity Error: Dictates bridge behavior
2240 ** when a data parity error is detected while attempting to retire on of its PMWs upstream.
2241 ** 0b=bridge asserts P_SERR#.
2242 ** 1b=bridge does not assert P_SERR#
2243 ** 08 0b Secondary Bus Address Parity Error: This bit dictates bridge behavior
2244 ** when it detects an address parity error on the secondary bus.
2245 ** 0b=bridge asserts P_SERR#.
2246 ** 1b=bridge does not assert P_SERR#
2247 ** 07 0b Downstream Delayed Transaction Discard Timer Expired: Dictates bridge behavior in response to
2248 ** its discarding of a delayed transaction that was initiated on the secondary bus.
2249 ** 0b=bridge asserts P_SERR#.
2250 ** 1b=bridge does not assert P_SERR#
2251 ** 06 0b Downstream Delayed/Split Read Watchdog Timer Expired: Dictates bridge behavior following expiration of the subject watchdog timer.
2252 ** 0b=bridge asserts P_SERR#.
2253 ** 1b=bridge does not assert P_SERR#
2254 ** 05 0b Downstream Delayed/Split Write Watchdog Timer Expired: Dictates bridge behavior following expiration of the subject watchdog timer.
2255 ** 0b=bridge asserts P_SERR#.
2256 ** 1b=bridge does not assert P_SERR#
2257 ** 04 0b Master Abort during Downstream Posted Write: Dictates bridge behavior following
2258 ** its having detected a Master Abort while attempting to retire one of its PMWs downstream.
2259 ** 0b=bridge asserts P_SERR#.
2260 ** 1b=bridge does not assert P_SERR#
2261 ** 03 0b Target Abort during Downstream Posted Write: Dictates bridge behavior following
2262 ** its having been terminated with Target Abort while attempting to retire one of its PMWs downstream.
2263 ** 0b=bridge asserts P_SERR#.
2264 ** 1b=bridge does not assert P_SERR#
2265 ** 02 0b Downstream Posted Write Data Discarded: Dictates bridge behavior in the event
2266 ** that it discards a downstream posted write transaction.
2267 ** 0b=bridge asserts P_SERR#.
2268 ** 1b=bridge does not assert P_SERR#
2269 ** 01 0b Downstream Posted Write Data Parity Error: Dictates bridge behavior
2270 ** when a data parity error is detected while attempting to retire on of its PMWs downstream.
2271 ** 0b=bridge asserts P_SERR#.
2272 ** 1b=bridge does not assert P_SERR#
2273 ** 00 0b Primary Bus Address Parity Error: This bit dictates bridge behavior
2274 ** when it detects an address parity error on the primary bus.
2275 ** 0b=bridge asserts P_SERR#.
2276 ** 1b=bridge does not assert P_SERR#
2277 **===============================================================================
2278 ** 0x56: Pre-Boot Status Register - PBSR
2279 ** Bit Default Description
2281 ** 06 - Reserved - value indeterminate
2283 ** 01 Varies with External State of S_133EN at PCI Bus Reset Secondary Bus Max Frequency Setting:
2284 ** This bit reflect captured S_133EN strap,
2285 ** indicating the maximum secondary bus clock frequency when in PCI-X mode.
2286 ** Max Allowable Secondary Bus Frequency
2287 ** ** S_133EN PCI-X Mode
2291 **===============================================================================
2292 ** 0x59-0x58: Secondary Decode Enable Register - SDER
2293 ** Bit Default Description
2294 ** 15:03 FFF1h Preserved.
2295 ** 02 Varies with External State of PRIVMEM at PCI Bus Reset Private Memory Space Enable - when set,
2296 ** bridge overrides its secondary inverse decode logic and not
2297 ** forward upstream any secondary bus initiated DAC Memory transactions with AD(63)=1b.
2298 ** This creates a private memory space on the Secondary PCI bus
2299 ** that allows peer-to-peer transactions.
2300 ** 01:00 10 2 Preserved.
2301 **===============================================================================
2302 ** 0x5D-0x5C: Secondary IDSEL Select Register - SISR
2303 ** Bit Default Description
2304 ** 15:10 000000 2 Reserved.
2305 ** 09 Varies with External State of PRIVDEV at PCI Bus Reset AD25- IDSEL Disable - When this bit is set,
2306 ** AD25 is deasserted for any possible Type 1 to Type 0 conversion.
2307 ** When this bit is clear,
2308 ** AD25 is asserted when Primary addresses AD[15:11]=01001 2 during a Type 1 to Type 0 conversion.
2309 ** 08 Varies with External State of PRIVDEV at PCI Bus Reset AD24- IDSEL Disable - When this bit is set,
2310 ** AD24 is deasserted for any possible Type 1 to Type 0 conversion.
2311 ** When this bit is clear,
2312 ** AD24 is asserted when Primary addresses AD[15:11]=01000 2 during a Type 1 to Type 0 conversion.
2313 ** 07 Varies with External State of PRIVDEV at PCI Bus Reset AD23- IDSEL Disable - When this bit is set,
2314 ** AD23 is deasserted for any possible Type 1 to Type 0 conversion.
2315 ** When this bit is clear,
2316 ** AD23 is asserted when Primary addresses AD[15:11]=00111 2 during a Type 1 to Type 0 conversion.
2317 ** 06 Varies with External State of PRIVDEV at PCI Bus Reset AD22- IDSEL Disable - When this bit is set,
2318 ** AD22 is deasserted for any possible Type 1 to Type 0 conversion.
2319 ** When this bit is clear,
2320 ** AD22 is asserted when Primary addresses AD[15:11]=00110 2 during a Type 1 to Type 0 conversion.
2321 ** 05 Varies with External State of PRIVDEV at PCI Bus Reset AD21- IDSEL Disable - When this bit is set,
2322 ** AD21 is deasserted for any possible Type 1 to Type 0 conversion.
2323 ** When this bit is clear,
2324 ** AD21 is asserted when Primary addresses AD[15:11]=00101 2 during a Type 1 to Type 0 conversion.
2325 ** 04 Varies with External State of PRIVDEV at PCI Bus Reset AD20- IDSEL Disable - When this bit is set,
2326 ** AD20 is deasserted for any possible Type 1 to Type 0 conversion.
2327 ** When this bit is clear,
2328 ** AD20 is asserted when Primary addresses AD[15:11]=00100 2 during a Type 1 to Type 0 conversion.
2329 ** 03 Varies with External State of PRIVDEV at PCI Bus Reset AD19- IDSEL Disable - When this bit is set,
2330 ** AD19 is deasserted for any possible Type 1 to Type 0 conversion.
2331 ** When this bit is clear,
2332 ** AD19 is asserted when Primary addresses AD[15:11]=00011 2 during a Type 1 to Type 0 conversion.
2333 ** 02 Varies with External State of PRIVDEV at PCI Bus Reset AD18- IDSEL Disable - When this bit is set,
2334 ** AD18 is deasserted for any possible Type 1 to Type 0 conversion.
2335 ** When this bit is clear,
2336 ** AD18 is asserted when Primary addresses AD[15:11]=00010 2 during a Type 1 to Type 0 conversion.
2337 ** 01 Varies with External State of PRIVDEV at PCI Bus Reset AD17- IDSEL Disable - When this bit is set,
2338 ** AD17 is deasserted for any possible Type 1 to Type 0 conversion.
2339 ** When this bit is clear,
2340 ** AD17 is asserted when Primary addresses AD[15:11]=00001 2 during a Type 1 to Type 0 conversion.
2341 ** 00 Varies with External State of PRIVDEV at PCI Bus Reset AD16- IDSEL Disable - When this bit is set,
2342 ** AD16 is deasserted for any possible Type 1 to Type 0 conversion.
2343 ** When this bit is clear,
2344 ** AD16 is asserted when Primary addresses AD[15:11]=00000 2 during a Type 1 to Type 0 conversion.
2345 **************************************************************************
2348 **************************************************************************
2350 **************************************************************************
2353 **************************************************************************
2354 ** PCI Extended Enhanced Capabilities List CC-FFh
2355 **************************************************************************
2356 ** ----------------------------------------------------------------------------------------------------------
2357 ** | Byte 3 | Byte 2 | Byte 1 | Byte 0 | Configu-ration Byte Offset
2358 ** ----------------------------------------------------------------------------------------------------------
2359 ** | Power Management Capabilities | Next Item Ptr | Capability ID | DCh
2360 ** ----------------------------------------------------------------------------------------------------------
2361 ** | PM Data | PPB Support | Extensions Power Management CSR | E0h
2362 ** ----------------------------------------------------------------------------------------------------------
2363 ** | Reserved | Reserved | Reserved | E4h
2364 ** ----------------------------------------------------------------------------------------------------------
2366 ** ----------------------------------------------------------------------------------------------------------
2367 ** | Reserved | Reserved | Reserved | Reserved | ECh
2368 ** ----------------------------------------------------------------------------------------------------------
2369 ** | PCI-X Secondary Status | Next Item Ptr | Capability ID | F0h
2370 ** ----------------------------------------------------------------------------------------------------------
2371 ** | PCI-X Bridge Status | F4h
2372 ** ----------------------------------------------------------------------------------------------------------
2373 ** | PCI-X Upstream Split Transaction Control | F8h
2374 ** ----------------------------------------------------------------------------------------------------------
2375 ** | PCI-X Downstream Split Transaction Control | FCh
2376 ** ----------------------------------------------------------------------------------------------------------
2377 **===============================================================================
2378 ** 0xDC: Power Management Capabilities Identifier - PM_CAPID
2379 ** Bit Default Description
2380 ** 07:00 01h Identifier (ID): PCI SIG assigned ID for PCI-PM register block
2381 **===============================================================================
2382 ** 0xDD: Next Item Pointer - PM_NXTP
2383 ** Bit Default Description
2384 ** 07:00 F0H Next Capabilities Pointer (PTR): The register defaults to F0H pointing to the PCI-X Extended Capability Header.
2385 **===============================================================================
2386 ** 0xDF-0xDE: Power Management Capabilities Register - PMCR
2387 ** Bit Default Description
2388 ** 15:11 00h PME Supported (PME): PME# cannot be asserted by bridge.
2389 ** 10 0h State D2 Supported (D2): Indicates no support for state D2. No power management action in this state.
2390 ** 09 1h State D1 Supported (D1): Indicates support for state D1. No power management action in this state.
2391 ** 08:06 0h Auxiliary Current (AUXC): This 3 bit field reports the 3.3Vaux auxiliary current requirements for the PCI function.
2392 ** This returns 000b as PME# wake-up for bridge is not implemented.
2393 ** 05 0 Special Initialization Required (SINT): Special initialization is not required for bridge.
2394 ** 04:03 00 Reserved
2395 ** 02:00 010 Version (VS): Indicates that this supports PCI Bus Power Management Interface Specification, Revision 1.1.
2396 **===============================================================================
2397 ** 0xE1-0xE0: Power Management Control / Status - Register - PMCSR
2398 ** Bit Default Description
2399 ** 15:09 00h Reserved
2400 ** 08 0b PME_Enable: This bit, when set to 1b enables bridge to assert PME#.
2401 ** Note that bridge never has occasion to assert PME# and implements this dummy R/W bit only for the purpose of working around an OS PCI-PM bug.
2402 ** 07:02 00h Reserved
2403 ** 01:00 00 Power State (PSTATE): This 2-bit field is used both to determine the current power state of
2404 ** a function and to set the Function into a new power state.
2408 ** 11 - D3 hot state
2409 **===============================================================================
2410 ** 0xE2: Power Management Control / Status PCI to PCI Bridge Support - PMCSR_BSE
2411 ** Bit Default Description
2412 ** 07 0 Bus Power/Clock Control Enable (BPCC_En): Indicates that the bus power/clock control policies have been disabled.
2413 ** 06 0 B2/B3 support for D3 Hot (B2_B3#): The state of this bit determines the action that
2414 ** is to occur as a direct result of programming the function to D3 hot.
2415 ** This bit is only meaningful when bit 7 (BPCC_En) is a ¡§1¡¨.
2416 ** 05:00 00h Reserved
2417 **===============================================================================
2418 ** 0xE3: Power Management Data Register - PMDR
2419 ** Bit Default Description
2420 ** 07:00 00h Reserved
2421 **===============================================================================
2422 ** 0xF0: PCI-X Capabilities Identifier - PX_CAPID
2423 ** Bit Default Description
2424 ** 07:00 07h Identifier (ID): Indicates this is a PCI-X capabilities list.
2425 **===============================================================================
2426 ** 0xF1: Next Item Pointer - PX_NXTP
2427 ** Bit Default Description
2428 ** 07:00 00h Next Item Pointer: Points to the next capability in the linked list The power on default value of this
2429 ** register is 00h indicating that this is the last entry in the linked list of capabilities.
2430 **===============================================================================
2431 ** 0xF3-0xF2: PCI-X Secondary Status - PX_SSTS
2432 ** Bit Default Description
2433 ** 15:09 00h Reserved
2434 ** 08:06 Xxx Secondary Clock Frequency (SCF): This field is set with the frequency of the secondary bus.
2436 ** ** BitsMax FrequencyClock Period
2437 ** ** 000PCI ModeN/A
2441 ** ** 1xxreservedreserved
2442 ** ** The default value for this register is the operating frequency of the secondary bus
2443 ** 05 0b Split Request Delayed. (SRD): This bit is supposed to be set by a bridge when it cannot forward a transaction on the
2444 ** secondary bus to the primary bus because there is not enough room within the limit
2445 ** specified in the Split Transaction Commitment Limit field in the Downstream Split
2446 ** Transaction Control register. The bridge does not set this bit.
2447 ** 04 0b Split Completion Overrun (SCO): This bit is supposed to be set when a bridge terminates a Split Completion on the ** ** secondary bus with retry or Disconnect at next ADB because its buffers are full.
2448 ** The bridge does not set this bit.
2449 ** 03 0b Unexpected Split Completion (USC): This bit is set when an unexpected split completion with a requester ID
2450 ** equal to bridge secondary bus number, device number 00h,
2451 ** and function number 0 is received on the secondary interface.
2452 ** This bit is cleared by software writing a '1'.
2453 ** 02 0b Split Completion Discarded (SCD): This bit is set
2454 ** when bridge discards a split completion moving toward the secondary bus
2455 ** because the requester would not accept it. This bit cleared by software writing a '1'.
2456 ** 01 1b 133 MHz Capable: Indicates that bridge is capable of running its secondary bus at 133 MHz
2457 ** 00 1b 64-bit Device (D64): Indicates the width of the secondary bus as 64-bits.
2458 **===============================================================================
2459 ** 0xF7-0xF6-0xf5-0xF4: PCI-X Bridge Status - PX_BSTS
2460 ** Bit Default Description
2462 ** 21 0 Split Request Delayed (SRD): This bit does not be set by bridge.
2463 ** 20 0 Split Completion Overrun (SCO): This bit does not be set by bridge
2464 ** because bridge throttles traffic on the completion side.
2465 ** 19 0 Unexpected Split Completion (USC): The bridge sets this bit to 1b
2466 ** when it encounters a corrupted Split Completion, possibly with an ** ** inconsistent remaining byte count.Software clears
2467 ** this bit by writing a 1b to it.
2468 ** 18 0 Split Completion Discarded (SCD): The bridge sets this bit to 1b
2469 ** when it has discarded a Split Completion.Software clears this bit by ** ** writing a 1b to it.
2470 ** 17 1 133 MHz Capable: This bit indicates that the bridge primary interface is ** capable of 133 MHz operation in PCI-X mode.
2471 ** 0=The maximum operating frequency is 66 MHz.
2472 ** 1=The maximum operating frequency is 133 MHz.
2473 ** 16 Varies with the external state of P_32BITPCI# at PCI Bus Reset 64-bit Device (D64): Indicates bus width of the Primary PCI bus interface.
2474 ** 0=Primary Interface is connected as a 32-bit PCI bus.
2475 ** 1=Primary Interface is connected as a 64-bit PCI bus.
2476 ** 15:08 00h Bus Number (BNUM): This field is simply an alias to the PBN field
2477 ** of the BNUM register at offset 18h.
2478 ** Apparently it was deemed necessary reflect it here for diagnostic purposes.
2479 ** 07:03 1fh Device Number (DNUM): Indicates which IDSEL bridge consumes.
2480 ** May be updated whenever a PCI-X
2481 ** configuration write cycle that targets bridge scores a hit.
2482 ** 02:00 0h Function Number (FNUM): The bridge Function #
2483 **===============================================================================
2484 ** 0xFB-0xFA-0xF9-0xF8: PCI-X Upstream Split Transaction Control - PX_USTC
2485 ** Bit Default Description
2486 ** 31:16 003Eh Split Transaction Limit (STL): This register indicates the size of the commitment limit in units of ADQs.
2487 ** Software is permitted to program this register to any value greater than or equal to
2488 ** the contents of the Split Transaction Capacity register. A value less than the contents
2489 ** of the Split Transaction Capacity register causes unspecified results.
2490 ** A value of 003Eh or greater enables the bridge to forward all Split Requests of any
2491 ** size regardless of the amount of buffer space available.
2492 ** 15:00 003Eh Split Transaction Capacity (STC): This read-only field indicates the size of the buffer (number of ADQs) for storing
2493 ** split completions. This register controls behavior of the bridge buffers for forwarding
2494 ** Split Transactions from a primary bus requester to a secondary bus completer.
2495 ** The default value of 003Eh indicates there is available buffer space for 62 ADQs (7936 bytes).
2496 **===============================================================================
2497 ** 0xFF-0xFE-0xFD-0xFC: PCI-X Downstream Split Transaction Control - PX_DSTC
2498 ** Bit Default Description
2499 ** 31:16 003Eh Split Transaction Limit (STL): This register indicates the size of the commitment limit in units of ADQs.
2500 ** Software is permitted to program this register to any value greater than or equal to
2501 ** the contents of the Split Transaction Capacity register. A value less than the contents
2502 ** of the Split Transaction Capacity register causes unspecified results.
2503 ** A value of 003Eh or greater enables the bridge to forward all Split Requests of any
2504 ** size regardless of the amount of buffer space available.
2505 ** 15:00 003Eh Split Transaction Capacity (STC): This read-only field indicates the size of the buffer (number of ADQs) for storing
2506 ** split completions. This register controls behavior of the bridge buffers for forwarding
2507 ** Split Transactions from a primary bus requester to a secondary bus completer.
2508 ** The default value of 003Eh indicates there is available buffer space for 62 ADQs
2510 **************************************************************************
2517 *************************************************************************************************************************************
2518 ** 80331 Address Translation Unit Register Definitions
2519 ** ATU Interface Configuration Header Format
2520 ** The ATU is programmed via a [Type 0] configuration command on the PCI interface.
2521 *************************************************************************************************************************************
2522 ** | Byte 3 | Byte 2 | Byte 1 | Byte 0 | Configuration Byte Offset
2523 **===================================================================================================================================
2524 ** | ATU Device ID | Vendor ID | 00h
2525 ** ----------------------------------------------------------------------------------------------------------
2526 ** | Status | Command | 04H
2527 ** ----------------------------------------------------------------------------------------------------------
2528 ** | ATU Class Code | Revision ID | 08H
2529 ** ----------------------------------------------------------------------------------------------------------
2530 ** | ATUBISTR | Header Type | Latency Timer | Cacheline Size | 0CH
2531 ** ----------------------------------------------------------------------------------------------------------
2532 ** | Inbound ATU Base Address 0 | 10H
2533 ** ----------------------------------------------------------------------------------------------------------
2534 ** | Inbound ATU Upper Base Address 0 | 14H
2535 ** ----------------------------------------------------------------------------------------------------------
2536 ** | Inbound ATU Base Address 1 | 18H
2537 ** ----------------------------------------------------------------------------------------------------------
2538 ** | Inbound ATU Upper Base Address 1 | 1CH
2539 ** ----------------------------------------------------------------------------------------------------------
2540 ** | Inbound ATU Base Address 2 | 20H
2541 ** ----------------------------------------------------------------------------------------------------------
2542 ** | Inbound ATU Upper Base Address 2 | 24H
2543 ** ----------------------------------------------------------------------------------------------------------
2545 ** ----------------------------------------------------------------------------------------------------------
2546 ** | ATU Subsystem ID | ATU Subsystem Vendor ID | 2CH
2547 ** ----------------------------------------------------------------------------------------------------------
2548 ** | Expansion ROM Base Address | 30H
2549 ** ----------------------------------------------------------------------------------------------------------
2550 ** | Reserved Capabilities Pointer | 34H
2551 ** ----------------------------------------------------------------------------------------------------------
2553 ** ----------------------------------------------------------------------------------------------------------
2554 ** | Maximum Latency | Minimum Grant | Interrupt Pin | Interrupt Line | 3CH
2555 ** ----------------------------------------------------------------------------------------------------------
2556 *********************************************************************************************************************
2559 ***********************************************************************************
2560 ** ATU Vendor ID Register - ATUVID
2561 ** -----------------------------------------------------------------
2562 ** Bit Default Description
2563 ** 15:00 8086H (0x17D3) ATU Vendor ID - This is a 16-bit value assigned to Intel.
2564 ** This register, combined with the DID, uniquely identify the PCI device.
2565 ** Access type is Read/Write to allow the 80331 to configure the register as a different vendor ID
2566 ** to simulate the interface of a standard mechanism currently used by existing application software.
2567 ***********************************************************************************
2569 #define ARCMSR_ATU_VENDOR_ID_REG 0x00 /*word*/
2571 ***********************************************************************************
2572 ** ATU Device ID Register - ATUDID
2573 ** -----------------------------------------------------------------
2574 ** Bit Default Description
2575 ** 15:00 0336H (0x1110) ATU Device ID - This is a 16-bit value assigned to the ATU.
2576 ** This ID, combined with the VID, uniquely identify any PCI device.
2577 ***********************************************************************************
2579 #define ARCMSR_ATU_DEVICE_ID_REG 0x02 /*word*/
2581 ***********************************************************************************
2582 ** ATU Command Register - ATUCMD
2583 ** -----------------------------------------------------------------
2584 ** Bit Default Description
2585 ** 15:11 000000 2 Reserved
2586 ** 10 0 Interrupt Disable - This bit disables 80331 from asserting the ATU interrupt signal.
2587 ** 0=enables the assertion of interrupt signal.
2588 ** 1=disables the assertion of its interrupt signal.
2589 ** 09 0 2 Fast Back to Back Enable - When cleared,
2590 ** the ATU interface is not allowed to generate fast back-to-back cycles on its bus.
2591 ** Ignored when operating in the PCI-X mode.
2592 ** 08 0 2 SERR# Enable - When cleared, the ATU interface is not allowed to assert SERR# on the PCI interface.
2593 ** 07 1 2 Address/Data Stepping Control - Address stepping is implemented for configuration transactions. The
2594 ** ATU inserts 2 clock cycles of address stepping for Conventional Mode and 4 clock cycles
2595 ** of address stepping for PCI-X mode.
2596 ** 06 0 2 Parity Error Response - When set, the ATU takes normal action when a parity error
2597 ** is detected. When cleared, parity checking is disabled.
2598 ** 05 0 2 VGA Palette Snoop Enable - The ATU interface does not support I/O writes and therefore,
2599 ** does not perform VGA palette snooping.
2600 ** 04 0 2 Memory Write and Invalidate Enable - When set, ATU may generate MWI commands.
2601 ** When clear, ATU use Memory Write commands instead of MWI. Ignored when operating in the PCI-X mode.
2602 ** 03 0 2 Special Cycle Enable - The ATU interface does not respond to special cycle commands in any way.
2603 ** Not implemented and a reserved bit field.
2604 ** 02 0 2 Bus Master Enable - The ATU interface can act as a master on the PCI bus.
2605 ** When cleared, disables the device from generating PCI accesses.
2606 ** When set, allows the device to behave as a PCI bus master.
2607 ** When operating in the PCI-X mode, ATU initiates a split completion transaction regardless
2608 ** of the state of this bit.
2609 ** 01 0 2 Memory Enable - Controls the ATU interface¡¦s response to PCI memory addresses.
2610 ** When cleared, the ATU interface does not respond to any memory access on the PCI bus.
2611 ** 00 0 2 I/O Space Enable - Controls the ATU interface response to I/O transactions.
2612 ** Not implemented and a reserved bit field.
2613 ***********************************************************************************
2615 #define ARCMSR_ATU_COMMAND_REG 0x04 /*word*/
2617 ***********************************************************************************
2618 ** ATU Status Register - ATUSR (Sheet 1 of 2)
2619 ** -----------------------------------------------------------------
2620 ** Bit Default Description
2621 ** 15 0 2 Detected Parity Error - set when a parity error is detected in data received by the ATU on the PCI bus even
2622 ** when the ATUCMD register¡¦s Parity Error Response bit is cleared. Set under the following conditions:
2623 ** ¡E Write Data Parity Error when the ATU is a target (inbound write).
2624 ** ¡E Read Data Parity Error when the ATU is a requester (outbound read).
2625 ** ¡E Any Address or Attribute (PCI-X Only) Parity Error on the Bus ** ** ** (including one generated by the ATU).
2626 ** 14 0 2 SERR# Asserted - set when SERR# is asserted on the PCI bus by the ATU.
2627 ** 13 0 2 Master Abort - set when a transaction initiated by the ATU PCI master interface, ends in a Master-Abort
2628 ** or when the ATU receives a Master Abort Split Completion Error Message in PCI-X mode.
2629 ** 12 0 2 Target Abort (master) - set when a transaction initiated by the ATU PCI master interface, ends in a target
2630 ** abort or when the ATU receives a Target Abort Split Completion Error Message in PCI-X mode.
2631 ** 11 0 2 Target Abort (target) - set when the ATU interface, acting as a target,
2632 ** terminates the transaction on the PCI bus with a target abort.
2633 ** 10:09 01 2 DEVSEL# Timing - These bits are read-only and define the slowest DEVSEL#
2634 ** timing for a target device in Conventional PCI Mode regardless of the operating mode
2635 ** (except configuration accesses).
2640 ** The ATU interface uses Medium timing.
2641 ** 08 0 2 Master Parity Error - The ATU interface sets this bit under the following conditions:
2642 ** ¡E The ATU asserted PERR# itself or the ATU observed PERR# asserted.
2643 ** ¡E And the ATU acted as the requester
2644 ** for the operation in which the error occurred.
2645 ** ¡E And the ATUCMD register¡¦s Parity Error Response bit is set
2646 ** ¡E Or (PCI-X Mode Only) the ATU received a Write Data Parity Error Message
2647 ** ¡E And the ATUCMD register¡¦s Parity Error Response bit is set
2648 ** 07 1 2 (Conventional mode)
2650 ** Fast Back-to-Back - The ATU/Messaging Unit interface is capable of accepting fast back-to-back
2651 ** transactions in Conventional PCI mode when the transactions are not to the same target. Since fast
2652 ** back-to-back transactions do not exist in PCI-X mode, this bit is forced to 0 in the PCI-X mode.
2653 ** 06 0 2 UDF Supported - User Definable Features are not supported
2654 ** 05 1 2 66 MHz. Capable - 66 MHz operation is supported.
2655 ** 04 1 2 Capabilities - When set, this function implements extended capabilities.
2656 ** 03 0 Interrupt Status - reflects the state of the ATU interrupt
2657 ** when the Interrupt Disable bit in the command register is a 0.
2658 ** 0=ATU interrupt signal deasserted.
2659 ** 1=ATU interrupt signal asserted.
2660 ** NOTE: Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. Refer to
2661 ** Section 3.10.23, ¡§ATU Interrupt Pin Register - ATUIPR¡¨ on page 236 for details on the ATU
2662 ** interrupt signal.
2663 ** 02:00 00000 2 Reserved.
2664 ***********************************************************************************
2666 #define ARCMSR_ATU_STATUS_REG 0x06 /*word*/
2668 ***********************************************************************************
2669 ** ATU Revision ID Register - ATURID
2670 ** -----------------------------------------------------------------
2671 ** Bit Default Description
2672 ** 07:00 00H ATU Revision - identifies the 80331 revision number.
2673 ***********************************************************************************
2675 #define ARCMSR_ATU_REVISION_REG 0x08 /*byte*/
2677 ***********************************************************************************
2678 ** ATU Class Code Register - ATUCCR
2679 ** -----------------------------------------------------------------
2680 ** Bit Default Description
2681 ** 23:16 05H Base Class - Memory Controller
2682 ** 15:08 80H Sub Class - Other Memory Controller
2683 ** 07:00 00H Programming Interface - None defined
2684 ***********************************************************************************
2686 #define ARCMSR_ATU_CLASS_CODE_REG 0x09 /*3bytes 0x0B,0x0A,0x09*/
2688 ***********************************************************************************
2689 ** ATU Cacheline Size Register - ATUCLSR
2690 ** -----------------------------------------------------------------
2691 ** Bit Default Description
2692 ** 07:00 00H ATU Cacheline Size - specifies the system cacheline size in DWORDs. Cacheline size is restricted to either 0, 8 or 16 DWORDs.
2693 ***********************************************************************************
2695 #define ARCMSR_ATU_CACHELINE_SIZE_REG 0x0C /*byte*/
2697 ***********************************************************************************
2698 ** ATU Latency Timer Register - ATULT
2699 ** -----------------------------------------------------------------
2700 ** Bit Default Description
2701 ** 07:03 00000 2 (for Conventional mode)
2702 ** 01000 2 (for PCI-X mode)
2703 ** Programmable Latency Timer - This field varies the latency timer for the interface from 0 to 248 clocks.
2704 ** The default value is 0 clocks for Conventional PCI mode, and 64 clocks for PCI-X mode.
2705 ** 02:00 000 2 Latency Timer Granularity - These Bits are read only giving a programmable granularity of 8 clocks for the latency timer.
2706 ***********************************************************************************
2708 #define ARCMSR_ATU_LATENCY_TIMER_REG 0x0D /*byte*/
2710 ***********************************************************************************
2711 ** ATU Header Type Register - ATUHTR
2712 ** -----------------------------------------------------------------
2713 ** Bit Default Description
2714 ** 07 0 2 Single Function/Multi-Function Device - Identifies the 80331 as a single-function PCI device.
2715 ** 06:00 000000 2 PCI Header Type - This bit field indicates the type of PCI header implemented. The ATU interface
2716 ** header conforms to PCI Local Bus Specification, Revision 2.3.
2717 ***********************************************************************************
2719 #define ARCMSR_ATU_HEADER_TYPE_REG 0x0E /*byte*/
2721 ***********************************************************************************
2722 ** ATU BIST Register - ATUBISTR
2724 ** The ATU BIST Register controls the functions the Intel XScale core performs when BIST is
2725 ** initiated. This register is the interface between the host processor requesting BIST functions and
2726 ** the 80331 replying with the results from the software implementation of the BIST functionality.
2727 ** -----------------------------------------------------------------
2728 ** Bit Default Description
2729 ** 07 0 2 BIST Capable - This bit value is always equal to the ATUCR ATU BIST Interrupt Enable bit.
2730 ** 06 0 2 Start BIST - When the ATUCR BIST Interrupt Enable bit is set:
2731 ** Setting this bit generates an interrupt to the Intel XScale core to perform a software BIST function.
2732 ** The Intel XScale core clears this bit when the BIST software has completed with the BIST results
2733 ** found in ATUBISTR register bits [3:0].
2734 ** When the ATUCR BIST Interrupt Enable bit is clear:
2735 ** Setting this bit does not generate an interrupt to the Intel XScale core and no BIST functions is performed.
2736 ** The Intel XScale core does not clear this bit.
2737 ** 05:04 00 2 Reserved
2738 ** 03:00 0000 2 BIST Completion Code - when the ATUCR BIST Interrupt Enable bit is set and the ATUBISTR Start BIST bit is set (bit 6):
2739 ** The Intel XScale core places the results of the software BIST in these bits.
2740 ** A nonzero value indicates a device-specific error.
2741 ***********************************************************************************
2743 #define ARCMSR_ATU_BIST_REG 0x0F /*byte*/
2746 ***************************************************************************************
2747 ** ATU Base Registers and Associated Limit Registers
2748 ***************************************************************************************
2749 ** Base Address Register Limit Register Description
2750 ** Inbound ATU Base Address Register 0 Inbound ATU Limit Register 0 Defines the inbound translation window 0 from the PCI bus.
2751 ** Inbound ATU Upper Base Address Register 0 N/A Together with ATU Base Address Register 0 defines the inbound ** translation window 0 from the PCI bus for DACs.
2752 ** Inbound ATU Base Address Register 1 Inbound ATU Limit Register 1 Defines inbound window 1 from the PCI bus.
2753 ** Inbound ATU Upper Base Address Register 1 N/A Together with ATU Base Address Register 1 defines inbound window ** 1 from the PCI bus for DACs.
2754 ** Inbound ATU Base Address Register 2 Inbound ATU Limit Register 2 Defines the inbound translation window 2 from the PCI bus.
2755 ** Inbound ATU Upper Base Address Register 2 N/A Together with ATU Base Address Register 2 defines the inbound ** ** translation window 2 from the PCI bus for DACs.
2756 ** Inbound ATU Base Address Register 3 Inbound ATU Limit Register 3 Defines the inbound translation window 3 from the PCI bus.
2757 ** Inbound ATU Upper Base Address Register 3 N/A Together with ATU Base Address Register 3 defines the inbound ** ** translation window 3 from the PCI bus for DACs.
2758 ** NOTE: This is a private BAR that resides outside of the standard PCI configuration header space (offsets 00H-3FH).
2759 ** Expansion ROM Base Address Register Expansion ROM Limit Register Defines the window of addresses used by a bus master for reading ** from an Expansion ROM.
2760 **--------------------------------------------------------------------------------------
2761 ** ATU Inbound Window 1 is not a translate window.
2762 ** The ATU does not claim any PCI accesses that fall within this range.
2763 ** This window is used to allocate host memory for use by Private Devices.
2764 ** When enabled, the ATU interrupts the Intel XScale core when either the IABAR1 register or the IAUBAR1 register is written from the PCI bus.
2765 ***********************************************************************************
2769 ***********************************************************************************
2770 ** Inbound ATU Base Address Register 0 - IABAR0
2772 ** . The Inbound ATU Base Address Register 0 (IABAR0) together with the Inbound ATU Upper Base Address Register 0 (IAUBAR0)
2773 ** defines the block of memory addresses where the inbound translation window 0 begins.
2774 ** . The inbound ATU decodes and forwards the bus request to the 80331 internal bus with a translated address to map into 80331 local memory.
2775 ** . The IABAR0 and IAUBAR0 define the base address and describes the required memory block size.
2776 ** . Bits 31 through 12 of the IABAR0 is either read/write bits or read only with a value of 0
2777 ** depending on the value located within the IALR0.
2778 ** This configuration allows the IABAR0 to be programmed per PCI Local Bus Specification.
2779 ** The first 4 Kbytes of memory defined by the IABAR0, IAUBAR0 and the IALR0 is reserved for the Messaging Unit.
2780 ** The programmed value within the base address register must comply with the PCI programming requirements for address alignment.
2782 ** When IALR0 is cleared prior to host configuration:
2783 ** the user should also clear the Prefetchable Indicator and the Type Indicator.
2784 ** Assuming IALR0 is not cleared:
2785 ** a. Since non prefetchable memory windows can never be placed above the 4 Gbyte address boundary,
2786 ** when the Prefetchable Indicator is cleared prior to host configuration,
2787 ** the user should also set the Type Indicator for 32 bit addressability.
2788 ** b. For compliance to the PCI-X Addendum to the PCI Local Bus Specification,
2789 ** when the Prefetchable Indicator is set prior to host configuration, the user
2790 ** should also set the Type Indicator for 64 bit addressability.
2791 ** This is the default for IABAR0.
2792 ** -----------------------------------------------------------------
2793 ** Bit Default Description
2794 ** 31:12 00000H Translation Base Address 0 - These bits define the actual location
2795 ** the translation function is to respond to when addressed from the PCI bus.
2796 ** 11:04 00H Reserved.
2797 ** 03 1 2 Prefetchable Indicator - When set, defines the memory space as prefetchable.
2798 ** 02:01 10 2 Type Indicator - Defines the width of the addressability for this memory window:
2799 ** 00 - Memory Window is locatable anywhere in 32 bit address space
2800 ** 10 - Memory Window is locatable anywhere in 64 bit address space
2801 ** 00 0 2 Memory Space Indicator - This bit field describes memory or I/O space base address.
2802 ** The ATU does not occupy I/O space,
2803 ** thus this bit must be zero.
2804 ***********************************************************************************
2806 #define ARCMSR_INBOUND_ATU_BASE_ADDRESS0_REG 0x10 /*dword 0x13,0x12,0x11,0x10*/
2807 #define ARCMSR_INBOUND_ATU_MEMORY_PREFETCHABLE 0x08
2808 #define ARCMSR_INBOUND_ATU_MEMORY_WINDOW64 0x04
2810 ***********************************************************************************
2811 ** Inbound ATU Upper Base Address Register 0 - IAUBAR0
2813 ** This register contains the upper base address when decoding PCI addresses beyond 4 GBytes.
2814 ** Together with the Translation Base Address this register defines the actual location the translation
2815 ** function is to respond to when addressed from the PCI bus for addresses > 4GBytes (for DACs).
2816 ** The programmed value within the base address register must comply with the PCI programming requirements for address alignment.
2818 ** When the Type indicator of IABAR0 is set to indicate 32 bit addressability,
2819 ** the IAUBAR0 register attributes are read-only.
2820 ** -----------------------------------------------------------------
2821 ** Bit Default Description
2822 ** 31:0 00000H Translation Upper Base Address 0 - Together with the Translation Base Address 0 these bits define the
2823 ** actual location the translation function is to respond to when addressed from the PCI bus for addresses > 4GBytes.
2824 ***********************************************************************************
2826 #define ARCMSR_INBOUND_ATU_UPPER_BASE_ADDRESS0_REG 0x14 /*dword 0x17,0x16,0x15,0x14*/
2828 ***********************************************************************************
2829 ** Inbound ATU Base Address Register 1 - IABAR1
2831 ** . The Inbound ATU Base Address Register (IABAR1) together with the Inbound ATU Upper Base Address Register 1 (IAUBAR1)
2832 ** defines the block of memory addresses where the inbound translation window 1 begins.
2833 ** . This window is used merely to allocate memory on the PCI bus and, the ATU does not process any PCI bus transactions to this memory range.
2834 ** . The programmed value within the base address register must comply with the PCI programming requirements for address alignment.
2835 ** . When enabled, the ATU interrupts the Intel XScale core when the IABAR1 register is written from the PCI bus.
2837 ** When a non-zero value is not written to IALR1 prior to host configuration,
2838 ** the user should not set either the Prefetchable Indicator or the Type Indicator for 64 bit addressability.
2839 ** This is the default for IABAR1.
2840 ** Assuming a non-zero value is written to IALR1,
2841 ** the user may set the Prefetchable Indicator
2842 ** or the Type Indicator:
2843 ** a. Since non prefetchable memory windows can never be placed above the 4 Gbyte address
2844 ** boundary, when the Prefetchable Indicator is not set prior to host configuration,
2845 ** the user should also leave the Type Indicator set for 32 bit addressability.
2846 ** This is the default for IABAR1.
2847 ** b. when the Prefetchable Indicator is set prior to host configuration,
2848 ** the user should also set the Type Indicator for 64 bit addressability.
2849 ** -----------------------------------------------------------------
2850 ** Bit Default Description
2851 ** 31:12 00000H Translation Base Address 1 - These bits define the actual location of window 1 on the PCI bus.
2852 ** 11:04 00H Reserved.
2853 ** 03 0 2 Prefetchable Indicator - When set, defines the memory space as prefetchable.
2854 ** 02:01 00 2 Type Indicator - Defines the width of the addressability for this memory window:
2855 ** 00 - Memory Window is locatable anywhere in 32 bit address space
2856 ** 10 - Memory Window is locatable anywhere in 64 bit address space
2857 ** 00 0 2 Memory Space Indicator - This bit field describes memory or I/O space base address.
2858 ** The ATU does not occupy I/O space,
2859 ** thus this bit must be zero.
2860 ***********************************************************************************
2862 #define ARCMSR_INBOUND_ATU_BASE_ADDRESS1_REG 0x18 /*dword 0x1B,0x1A,0x19,0x18*/
2864 ***********************************************************************************
2865 ** Inbound ATU Upper Base Address Register 1 - IAUBAR1
2867 ** This register contains the upper base address when locating this window for PCI addresses beyond 4 GBytes.
2868 ** Together with the IABAR1 this register defines the actual location for this memory window for addresses > 4GBytes (for DACs).
2869 ** This window is used merely to allocate memory on the PCI bus and, the ATU does not process any PCI bus transactions to this memory range.
2870 ** The programmed value within the base address register must comply with the PCI programming
2871 ** requirements for address alignment.
2872 ** When enabled, the ATU interrupts the Intel XScale core when the IAUBAR1 register is written
2873 ** from the PCI bus.
2875 ** When the Type indicator of IABAR1 is set to indicate 32 bit addressability,
2876 ** the IAUBAR1 register attributes are read-only.
2877 ** This is the default for IABAR1.
2878 ** -----------------------------------------------------------------
2879 ** Bit Default Description
2880 ** 31:0 00000H Translation Upper Base Address 1 - Together with the Translation Base Address 1
2881 ** these bits define the actual location for this memory window on the PCI bus for addresses > 4GBytes.
2882 ***********************************************************************************
2884 #define ARCMSR_INBOUND_ATU_UPPER_BASE_ADDRESS1_REG 0x1C /*dword 0x1F,0x1E,0x1D,0x1C*/
2886 ***********************************************************************************
2887 ** Inbound ATU Base Address Register 2 - IABAR2
2889 ** . The Inbound ATU Base Address Register 2 (IABAR2) together with the Inbound ATU Upper Base Address Register 2 (IAUBAR2)
2890 ** defines the block of memory addresses where the inbound translation window 2 begins.
2891 ** . The inbound ATU decodes and forwards the bus request to the 80331 internal bus with a translated address to map into 80331 local memory.
2892 ** . The IABAR2 and IAUBAR2 define the base address and describes the required memory block size
2893 ** . Bits 31 through 12 of the IABAR2 is either read/write bits or read only with a value of 0 depending on the value located within the IALR2.
2894 ** The programmed value within the base address register must comply with the PCI programming requirements for address alignment.
2896 ** When a non-zero value is not written to IALR2 prior to host configuration,
2897 ** the user should not set either the Prefetchable Indicator
2898 ** or the Type Indicator for 64 bit addressability.
2899 ** This is the default for IABAR2.
2900 ** Assuming a non-zero value is written to IALR2,
2901 ** the user may set the Prefetchable Indicator
2902 ** or the Type Indicator:
2903 ** a. Since non prefetchable memory windows can never be placed above the 4 Gbyte address boundary,
2904 ** when the Prefetchable Indicator is not set prior to host configuration,
2905 ** the user should also leave the Type Indicator set for 32 bit addressability.
2906 ** This is the default for IABAR2.
2907 ** b. when the Prefetchable Indicator is set prior to host configuration,
2908 ** the user should also set the Type Indicator for 64 bit addressability.
2909 ** -----------------------------------------------------------------
2910 ** Bit Default Description
2911 ** 31:12 00000H Translation Base Address 2 - These bits define the actual location
2912 ** the translation function is to respond to when addressed from the PCI bus.
2913 ** 11:04 00H Reserved.
2914 ** 03 0 2 Prefetchable Indicator - When set, defines the memory space as prefetchable.
2915 ** 02:01 00 2 Type Indicator - Defines the width of the addressability for this memory window:
2916 ** 00 - Memory Window is locatable anywhere in 32 bit address space
2917 ** 10 - Memory Window is locatable anywhere in 64 bit address space
2918 ** 00 0 2 Memory Space Indicator - This bit field describes memory or I/O space base address.
2919 ** The ATU does not occupy I/O space,
2920 ** thus this bit must be zero.
2921 ***********************************************************************************
2923 #define ARCMSR_INBOUND_ATU_BASE_ADDRESS2_REG 0x20 /*dword 0x23,0x22,0x21,0x20*/
2925 ***********************************************************************************
2926 ** Inbound ATU Upper Base Address Register 2 - IAUBAR2
2928 ** This register contains the upper base address when decoding PCI addresses beyond 4 GBytes.
2929 ** Together with the Translation Base Address this register defines the actual location
2930 ** the translation function is to respond to when addressed from the PCI bus for addresses > 4GBytes (for DACs).
2931 ** The programmed value within the base address register must comply with the PCI programming
2932 ** requirements for address alignment.
2934 ** When the Type indicator of IABAR2 is set to indicate 32 bit addressability,
2935 ** the IAUBAR2 register attributes are read-only.
2936 ** This is the default for IABAR2.
2937 ** -----------------------------------------------------------------
2938 ** Bit Default Description
2939 ** 31:0 00000H Translation Upper Base Address 2 - Together with the Translation Base Address 2
2940 ** these bits define the actual location the translation function is to respond to
2941 ** when addressed from the PCI bus for addresses > 4GBytes.
2942 ***********************************************************************************
2944 #define ARCMSR_INBOUND_ATU_UPPER_BASE_ADDRESS2_REG 0x24 /*dword 0x27,0x26,0x25,0x24*/
2946 ***********************************************************************************
2947 ** ATU Subsystem Vendor ID Register - ASVIR
2948 ** -----------------------------------------------------------------
2949 ** Bit Default Description
2950 ** 15:0 0000H Subsystem Vendor ID - This register uniquely identifies the add-in board or subsystem vendor.
2951 ***********************************************************************************
2953 #define ARCMSR_ATU_SUBSYSTEM_VENDOR_ID_REG 0x2C /*word 0x2D,0x2C*/
2955 ***********************************************************************************
2956 ** ATU Subsystem ID Register - ASIR
2957 ** -----------------------------------------------------------------
2958 ** Bit Default Description
2959 ** 15:0 0000H Subsystem ID - uniquely identifies the add-in board or subsystem.
2960 ***********************************************************************************
2962 #define ARCMSR_ATU_SUBSYSTEM_ID_REG 0x2E /*word 0x2F,0x2E*/
2964 ***********************************************************************************
2965 ** Expansion ROM Base Address Register -ERBAR
2966 ** -----------------------------------------------------------------
2967 ** Bit Default Description
2968 ** 31:12 00000H Expansion ROM Base Address - These bits define the actual location
2969 ** where the Expansion ROM address window resides when addressed from the PCI bus on any 4 Kbyte boundary.
2970 ** 11:01 000H Reserved
2971 ** 00 0 2 Address Decode Enable - This bit field shows the ROM address
2972 ** decoder is enabled or disabled. When cleared, indicates the address decoder is disabled.
2973 ***********************************************************************************
2975 #define ARCMSR_EXPANSION_ROM_BASE_ADDRESS_REG 0x30 /*dword 0x33,0x32,0v31,0x30*/
2976 #define ARCMSR_EXPANSION_ROM_ADDRESS_DECODE_ENABLE 0x01
2978 ***********************************************************************************
2979 ** ATU Capabilities Pointer Register - ATU_CAP_PTR
2980 ** -----------------------------------------------------------------
2981 ** Bit Default Description
2982 ** 07:00 C0H Capability List Pointer - This provides an offset in this function¡¦s configuration space
2983 ** that points to the 80331 PCl Bus Power Management extended capability.
2984 ***********************************************************************************
2986 #define ARCMSR_ATU_CAPABILITY_PTR_REG 0x34 /*byte*/
2988 ***********************************************************************************
2989 ** Determining Block Sizes for Base Address Registers
2990 ** The required address size and type can be determined by writing ones to a base address register and
2991 ** reading from the registers. By scanning the returned value from the least-significant bit of the base
2992 ** address registers upwards, the programmer can determine the required address space size. The
2993 ** binary-weighted value of the first non-zero bit found indicates the required amount of space.
2994 ** Table 105 describes the relationship between the values read back and the byte sizes the base
2995 ** address register requires.
2996 ** As an example, assume that FFFF.FFFFH is written to the ATU Inbound Base Address Register 0
2997 ** (IABAR0) and the value read back is FFF0.0008H. Bit zero is a zero, so the device requires
2998 ** memory address space. Bit three is one, so the memory does supports prefetching. Scanning
2999 ** upwards starting at bit four, bit twenty is the first one bit found. The binary-weighted value of this
3000 ** bit is 1,048,576, indicated that the device requires 1 Mbyte of memory space.
3001 ** The ATU Base Address Registers and the Expansion ROM Base Address Register use their
3002 ** associated limit registers to enable which bits within the base address register are read/write and
3003 ** which bits are read only (0). This allows the programming of these registers in a manner similar to
3004 ** other PCI devices even though the limit is variable.
3005 ** Table 105. Memory Block Size Read Response
3006 ** Response After Writing all 1s
3007 ** to the Base Address Register
3010 ** Response After Writing all 1s
3011 ** to the Base Address Register
3014 ** FFFFFFF0H 16 FFF00000H 1 M
3015 ** FFFFFFE0H 32 FFE00000H 2 M
3016 ** FFFFFFC0H 64 FFC00000H 4 M
3017 ** FFFFFF80H 128 FF800000H 8 M
3018 ** FFFFFF00H 256 FF000000H 16 M
3019 ** FFFFFE00H 512 FE000000H 32 M
3020 ** FFFFFC00H 1K FC000000H 64 M
3021 ** FFFFF800H 2K F8000000H 128 M
3022 ** FFFFF000H 4K F0000000H 256 M
3023 ** FFFFE000H 8K E0000000H 512 M
3024 ** FFFFC000H 16K C0000000H 1 G
3025 ** FFFF8000H 32K 80000000H 2 G
3038 ***************************************************************************************
3044 ***********************************************************************************
3045 ** ATU Interrupt Line Register - ATUILR
3046 ** -----------------------------------------------------------------
3047 ** Bit Default Description
3048 ** 07:00 FFH Interrupt Assigned - system-assigned value identifies which system interrupt controller¡¦s interrupt
3049 ** request line connects to the device's PCI interrupt request lines
3050 ** (as specified in the interrupt pin register).
3051 ** A value of FFH signifies ¡§no connection¡¨ or ¡§unknown¡¨.
3052 ***********************************************************************************
3054 #define ARCMSR_ATU_INTERRUPT_LINE_REG 0x3C /*byte*/
3056 ***********************************************************************************
3057 ** ATU Interrupt Pin Register - ATUIPR
3058 ** -----------------------------------------------------------------
3059 ** Bit Default Description
3060 ** 07:00 01H Interrupt Used - A value of 01H signifies that the ATU interface unit uses INTA# as the interrupt pin.
3061 ***********************************************************************************
3063 #define ARCMSR_ATU_INTERRUPT_PIN_REG 0x3D /*byte*/
3065 ***********************************************************************************
3066 ** ATU Minimum Grant Register - ATUMGNT
3067 ** -----------------------------------------------------------------
3068 ** Bit Default Description
3069 ** 07:00 80H This register specifies how long a burst period the device needs in increments of 8 PCI clocks.
3070 ***********************************************************************************
3072 #define ARCMSR_ATU_MINIMUM_GRANT_REG 0x3E /*byte*/
3074 ***********************************************************************************
3075 ** ATU Maximum Latency Register - ATUMLAT
3076 ** -----------------------------------------------------------------
3077 ** Bit Default Description
3078 ** 07:00 00H Specifies frequency (how often) the device needs to access the PCI bus
3079 ** in increments of 8 PCI clocks. A zero value indicates the device has no stringent requirement.
3080 ***********************************************************************************
3082 #define ARCMSR_ATU_MAXIMUM_LATENCY_REG 0x3F /*byte*/
3084 ***********************************************************************************
3085 ** Inbound Address Translation
3087 ** The ATU allows external PCI bus initiators to directly access the internal bus.
3088 ** These PCI bus initiators can read or write 80331 memory-mapped registers or 80331 local memory space.
3089 ** The process of inbound address translation involves two steps:
3090 ** 1. Address Detection.
3091 ** ¡E Determine when the 32-bit PCI address (64-bit PCI address during DACs) is
3092 ** within the address windows defined for the inbound ATU.
3093 ** ¡E Claim the PCI transaction with medium DEVSEL# timing in the conventional PCI
3094 ** mode and with Decode A DEVSEL# timing in the PCI-X mode.
3095 ** 2. Address Translation.
3096 ** ¡E Translate the 32-bit PCI address (lower 32-bit PCI address during DACs) to a 32-bit 80331 internal bus address.
3097 ** The ATU uses the following registers in inbound address window 0 translation:
3098 ** ¡E Inbound ATU Base Address Register 0
3099 ** ¡E Inbound ATU Limit Register 0
3100 ** ¡E Inbound ATU Translate Value Register 0
3101 ** The ATU uses the following registers in inbound address window 2 translation:
3102 ** ¡E Inbound ATU Base Address Register 2
3103 ** ¡E Inbound ATU Limit Register 2
3104 ** ¡E Inbound ATU Translate Value Register 2
3105 ** The ATU uses the following registers in inbound address window 3 translation:
3106 ** ¡E Inbound ATU Base Address Register 3
3107 ** ¡E Inbound ATU Limit Register 3
3108 ** ¡E Inbound ATU Translate Value Register 3
3109 ** Note: Inbound Address window 1 is not a translate window.
3110 ** Instead, window 1 may be used to allocate host memory for Private Devices.
3111 ** Inbound Address window 3 does not reside in the standard section of the configuration header (offsets 00H - 3CH),
3112 ** thus the host BIOS does not configure window 3.
3113 ** Window 3 is intended to be used as a special window into local memory for private PCI
3114 ** agents controlled by the 80331 in conjunction with the Private Memory Space of the bridge.
3115 ** PCI-to-PCI Bridge in 80331 or
3116 ** Inbound address detection is determined from the 32-bit PCI address,
3117 ** (64-bit PCI address during DACs) the base address register and the limit register.
3118 ** In the case of DACs none of the upper 32-bits of the address is masked during address comparison.
3120 ** The algorithm for detection is:
3122 ** Equation 1. Inbound Address Detection
3123 ** When (PCI_Address [31:0] & Limit_Register[31:0]) == (Base_Register[31:0] & PCI_Address [63:32]) == Base_Register[63:32] (for DACs only)
3124 ** the PCI Address is claimed by the Inbound ATU.
3126 ** The incoming 32-bit PCI address (lower 32-bits of the address in case of DACs) is bitwise ANDed
3127 ** with the associated inbound limit register.
3128 ** When the result matches the base register (and upper base address matches upper PCI address in case of DACs),
3129 ** the inbound PCI address is detected as being within the inbound translation window and is claimed by the ATU.
3131 ** Note: The first 4 Kbytes of the ATU inbound address translation window 0 are reserved for the Messaging Unit.
3132 ** Once the transaction is claimed, the address must be translated from a PCI address to a 32-bit
3133 ** internal bus address. In case of DACs upper 32-bits of the address is simply discarded and only the
3134 ** lower 32-bits are used during address translation.
3135 ** The algorithm is:
3138 ** Equation 2. Inbound Translation
3139 ** Intel I/O processor Internal Bus Address=(PCI_Address[31:0] & ~Limit_Register[31:0]) | ATU_Translate_Value_Register[31:0].
3141 ** The incoming 32-bit PCI address (lower 32-bits in case of DACs) is first bitwise ANDed with the
3142 ** bitwise inverse of the limit register. This result is bitwise ORed with the ATU Translate Value and
3143 ** the result is the internal bus address. This translation mechanism is used for all inbound memory
3144 ** read and write commands excluding inbound configuration read and writes.
3145 ** In the PCI mode for inbound memory transactions, the only burst order supported is Linear
3146 ** Incrementing. For any other burst order, the ATU signals a Disconnect after the first data phase.
3147 ** The PCI-X supports linear incrementing only, and hence above situation is not encountered in the PCI-X mode.
3150 ** Base_Register=3A00 0000H
3151 ** Limit_Register=FF80 0000H (8 Mbyte limit value)
3152 ** Value_Register=B100 0000H
3153 ** Inbound Translation Window ranges from 3A00 0000H to 3A7F FFFFH (8 Mbytes)
3155 ** Address Detection (32-bit address)
3157 ** PCI_Address & Limit_Register == Base_Register
3158 ** 3A45 012CH & FF80 0000H == 3A00 0000H
3160 ** ANS: PCI_Address is in the Inbound Translation Window
3161 ** Address Translation (to get internal bus address)
3163 ** IB_Address=(PCI_Address & ~Limit_Register) | Value_Reg
3164 ** IB_Address=(3A45 012CH & 007F FFFFH) | B100 0000H
3166 ** ANS:IB_Address=B145 012CH
3167 ***********************************************************************************
3173 ***********************************************************************************
3174 ** Inbound ATU Limit Register 0 - IALR0
3176 ** Inbound address translation for memory window 0 occurs for data transfers occurring from the PCI
3177 ** bus (originated from the PCI bus) to the 80331 internal bus. The address translation block converts
3178 ** PCI addresses to internal bus addresses.
3179 ** The 80331 translate value register¡¦s programmed value must be naturally aligned with the base
3180 ** address register¡¦s programmed value. The limit register is used as a mask; thus, the lower address
3181 ** bits programmed into the 80331 translate value register are invalid. Refer to the PCI Local Bus
3182 ** Specification, Revision 2.3 for additional information on programming base address registers.
3183 ** Bits 31 to 12 within the IALR0 have a direct effect on the IABAR0 register, bits 31 to 12, with a
3184 ** one to one correspondence. A value of 0 in a bit within the IALR0 makes the corresponding bit
3185 ** within the IABAR0 a read only bit which always returns 0. A value of 1 in a bit within the IALR0
3186 ** makes the corresponding bit within the IABAR0 read/write from PCI. Note that a consequence of
3187 ** this programming scheme is that unless a valid value exists within the IALR0, all writes to the
3188 ** IABAR0 has no effect since a value of all zeros within the IALR0 makes the IABAR0 a read only register.
3189 ** -----------------------------------------------------------------
3190 ** Bit Default Description
3191 ** 31:12 FF000H Inbound Translation Limit 0 - This readback value determines the memory block size required for
3192 ** inbound memory window 0 of the address translation unit. This defaults to an inbound window of 16MB.
3193 ** 11:00 000H Reserved
3194 ***********************************************************************************
3196 #define ARCMSR_INBOUND_ATU_LIMIT0_REG 0x40 /*dword 0x43,0x42,0x41,0x40*/
3198 ***********************************************************************************
3199 ** Inbound ATU Translate Value Register 0 - IATVR0
3201 ** The Inbound ATU Translate Value Register 0 (IATVR0) contains the internal bus address used to
3202 ** convert PCI bus addresses. The converted address is driven on the internal bus as a result of the
3203 ** inbound ATU address translation.
3204 ** -----------------------------------------------------------------
3205 ** Bit Default Description
3206 ** 31:12 FF000H Inbound ATU Translation Value 0 - This value is used to convert the PCI address to internal bus addresses.
3207 ** This value must be 64-bit aligned on the internal bus.
3208 ** The default address allows the ATU to access the internal 80331 memory-mapped registers.
3209 ** 11:00 000H Reserved
3210 ***********************************************************************************
3212 #define ARCMSR_INBOUND_ATU_TRANSLATE_VALUE0_REG 0x44 /*dword 0x47,0x46,0x45,0x44*/
3214 ***********************************************************************************
3215 ** Expansion ROM Limit Register - ERLR
3217 ** The Expansion ROM Limit Register (ERLR) defines the block size of addresses the ATU defines
3218 ** as Expansion ROM address space. The block size is programmed by writing a value into the ERLR.
3219 ** Bits 31 to 12 within the ERLR have a direct effect on the ERBAR register, bits 31 to 12, with a one
3220 ** to one correspondence. A value of 0 in a bit within the ERLR makes the corresponding bit within
3221 ** the ERBAR a read only bit which always returns 0. A value of 1 in a bit within the ERLR makes
3222 ** the corresponding bit within the ERBAR read/write from PCI.
3223 ** -----------------------------------------------------------------
3224 ** Bit Default Description
3225 ** 31:12 000000H Expansion ROM Limit - Block size of memory required for the Expansion ROM translation unit. Default
3226 ** value is 0, which indicates no Expansion ROM address space and all bits within the ERBAR are read only with a value of 0.
3227 ** 11:00 000H Reserved.
3228 ***********************************************************************************
3230 #define ARCMSR_EXPANSION_ROM_LIMIT_REG 0x48 /*dword 0x4B,0x4A,0x49,0x48*/
3232 ***********************************************************************************
3233 ** Expansion ROM Translate Value Register - ERTVR
3235 ** The Expansion ROM Translate Value Register contains the 80331 internal bus address which the
3236 ** ATU converts the PCI bus access. This address is driven on the internal bus as a result of the
3237 ** Expansion ROM address translation.
3238 ** -----------------------------------------------------------------
3239 ** Bit Default Description
3240 ** 31:12 00000H Expansion ROM Translation Value - Used to convert PCI addresses to 80331 internal bus addresses
3241 ** for Expansion ROM accesses. The Expansion ROM address translation value must be word aligned on the internal bus.
3242 ** 11:00 000H Reserved
3243 ***********************************************************************************
3245 #define ARCMSR_EXPANSION_ROM_TRANSLATE_VALUE_REG 0x4C /*dword 0x4F,0x4E,0x4D,0x4C*/
3247 ***********************************************************************************
3248 ** Inbound ATU Limit Register 1 - IALR1
3250 ** Bits 31 to 12 within the IALR1 have a direct effect on the IABAR1 register, bits 31 to 12, with a
3251 ** one to one correspondence. A value of 0 in a bit within the IALR1 makes the corresponding bit
3252 ** within the IABAR1 a read only bit which always returns 0. A value of 1 in a bit within the IALR1
3253 ** makes the corresponding bit within the IABAR1 read/write from PCI. Note that a consequence of
3254 ** this programming scheme is that unless a valid value exists within the IALR1, all writes to the
3255 ** IABAR1 has no effect since a value of all zeros within the IALR1 makes the IABAR1 a read only
3257 ** The inbound memory window 1 is used merely to allocate memory on the PCI bus. The ATU does
3258 ** not process any PCI bus transactions to this memory range.
3259 ** Warning: The ATU does not claim any PCI accesses that fall within the range defined by IABAR1,
3260 ** IAUBAR1, and IALR1.
3261 ** -----------------------------------------------------------------
3262 ** Bit Default Description
3263 ** 31:12 00000H Inbound Translation Limit 1 - This readback value determines the memory block size
3264 ** required for the ATUs memory window 1.
3265 ** 11:00 000H Reserved
3266 ***********************************************************************************
3268 #define ARCMSR_INBOUND_ATU_LIMIT1_REG 0x50 /*dword 0x53,0x52,0x51,0x50*/
3270 ***********************************************************************************
3271 ** Inbound ATU Limit Register 2 - IALR2
3273 ** Inbound address translation for memory window 2 occurs for data transfers occurring from the PCI
3274 ** bus (originated from the PCI bus) to the 80331 internal bus. The address translation block converts
3275 ** PCI addresses to internal bus addresses.
3276 ** The inbound translation base address for inbound window 2 is specified in Section 3.10.15. When
3277 ** determining block size requirements ¡X as described in Section 3.10.21 ¡X the translation limit
3278 ** register provides the block size requirements for the base address register. The remaining registers
3279 ** used for performing address translation are discussed in Section 3.2.1.1.
3280 ** The 80331 translate value register¡¦s programmed value must be naturally aligned with the base
3281 ** address register¡¦s programmed value. The limit register is used as a mask; thus, the lower address
3282 ** bits programmed into the 80331 translate value register are invalid. Refer to the PCI Local Bus
3283 ** Specification, Revision 2.3 for additional information on programming base address registers.
3284 ** Bits 31 to 12 within the IALR2 have a direct effect on the IABAR2 register, bits 31 to 12, with a
3285 ** one to one correspondence. A value of 0 in a bit within the IALR2 makes the corresponding bit
3286 ** within the IABAR2 a read only bit which always returns 0. A value of 1 in a bit within the IALR2
3287 ** makes the corresponding bit within the IABAR2 read/write from PCI. Note that a consequence of
3288 ** this programming scheme is that unless a valid value exists within the IALR2, all writes to the
3289 ** IABAR2 has no effect since a value of all zeros within the IALR2 makes the IABAR2 a read only
3291 ** -----------------------------------------------------------------
3292 ** Bit Default Description
3293 ** 31:12 00000H Inbound Translation Limit 2 - This readback value determines the memory block size
3294 ** required for the ATUs memory window 2.
3295 ** 11:00 000H Reserved
3296 ***********************************************************************************
3298 #define ARCMSR_INBOUND_ATU_LIMIT2_REG 0x54 /*dword 0x57,0x56,0x55,0x54*/
3300 ***********************************************************************************
3301 ** Inbound ATU Translate Value Register 2 - IATVR2
3303 ** The Inbound ATU Translate Value Register 2 (IATVR2) contains the internal bus address used to
3304 ** convert PCI bus addresses. The converted address is driven on the internal bus as a result of the
3305 ** inbound ATU address translation.
3306 ** -----------------------------------------------------------------
3307 ** Bit Default Description
3308 ** 31:12 00000H Inbound ATU Translation Value 2 - This value is used to convert the PCI address to internal bus addresses.
3309 ** This value must be 64-bit aligned on the internal bus.
3310 ** The default address allows the ATU to access the internal 80331 ** ** memory-mapped registers.
3311 ** 11:00 000H Reserved
3312 ***********************************************************************************
3314 #define ARCMSR_INBOUND_ATU_TRANSLATE_VALUE2_REG 0x58 /*dword 0x5B,0x5A,0x59,0x58*/
3316 ***********************************************************************************
3317 ** Outbound I/O Window Translate Value Register - OIOWTVR
3319 ** The Outbound I/O Window Translate Value Register (OIOWTVR) contains the PCI I/O address
3320 ** used to convert the internal bus access to a PCI address. This address is driven on the PCI bus as a
3321 ** result of the outbound ATU address translation.
3322 ** The I/O window is from 80331 internal bus address 9000 000H to 9000 FFFFH with the fixed
3323 ** length of 64 Kbytes.
3324 ** -----------------------------------------------------------------
3325 ** Bit Default Description
3326 ** 31:16 0000H Outbound I/O Window Translate Value - Used to convert internal bus addresses to PCI addresses.
3327 ** 15:00 0000H Reserved
3328 ***********************************************************************************
3330 #define ARCMSR_OUTBOUND_IO_WINDOW_TRANSLATE_VALUE_REG 0x5C /*dword 0x5F,0x5E,0x5D,0x5C*/
3332 ***********************************************************************************
3333 ** Outbound Memory Window Translate Value Register 0 -OMWTVR0
3335 ** The Outbound Memory Window Translate Value Register 0 (OMWTVR0) contains the PCI
3336 ** address used to convert 80331 internal bus addresses for outbound transactions. This address is
3337 ** driven on the PCI bus as a result of the outbound ATU address translation.
3338 ** The memory window is from internal bus address 8000 000H to 83FF FFFFH with the fixed length
3340 ** -----------------------------------------------------------------
3341 ** Bit Default Description
3342 ** 31:26 00H Outbound MW Translate Value - Used to convert 80331 internal bus addresses to PCI addresses.
3343 ** 25:02 00 0000H Reserved
3344 ** 01:00 00 2 Burst Order - This bit field shows the address sequence during a memory burst.
3345 ** Only linear incrementing mode is supported.
3346 ***********************************************************************************
3348 #define ARCMSR_OUTBOUND_MEMORY_WINDOW_TRANSLATE_VALUE0_REG 0x60 /*dword 0x63,0x62,0x61,0x60*/
3350 ***********************************************************************************
3351 ** Outbound Upper 32-bit Memory Window Translate Value Register 0 - OUMWTVR0
3353 ** The Outbound Upper 32-bit Memory Window Translate Value Register 0 (OUMWTVR0) defines
3354 ** the upper 32-bits of address used during a dual address cycle. This enables the outbound ATU to
3355 ** directly address anywhere within the 64-bit host address space. When this register is all-zero, then
3356 ** a SAC is generated on the PCI bus.
3357 ** The memory window is from internal bus address 8000 000H to 83FF FFFFH with the fixed
3358 ** length of 64 Mbytes.
3359 ** -----------------------------------------------------------------
3360 ** Bit Default Description
3361 ** 31:00 0000 0000H These bits define the upper 32-bits of address driven during the dual address cycle (DAC).
3362 ***********************************************************************************
3364 #define ARCMSR_OUTBOUND_UPPER32_MEMORY_WINDOW_TRANSLATE_VALUE0_REG 0x64 /*dword 0x67,0x66,0x65,0x64*/
3366 ***********************************************************************************
3367 ** Outbound Memory Window Translate Value Register 1 -OMWTVR1
3369 ** The Outbound Memory Window Translate Value Register 1 (OMWTVR1) contains the PCI
3370 ** address used to convert 80331 internal bus addresses for outbound transactions. This address is
3371 ** driven on the PCI bus as a result of the outbound ATU address translation.
3372 ** The memory window is from internal bus address 8400 000H to 87FF FFFFH with the fixed length
3374 ** -----------------------------------------------------------------
3375 ** Bit Default Description
3376 ** 31:26 00H Outbound MW Translate Value - Used to convert 80331 internal bus addresses to PCI addresses.
3377 ** 25:02 00 0000H Reserved
3378 ** 01:00 00 2 Burst Order - This bit field shows the address sequence during a memory burst.
3379 ** Only linear incrementing mode is supported.
3380 ***********************************************************************************
3382 #define ARCMSR_OUTBOUND_MEMORY_WINDOW_TRANSLATE_VALUE1_REG 0x68 /*dword 0x6B,0x6A,0x69,0x68*/
3384 ***********************************************************************************
3385 ** Outbound Upper 32-bit Memory Window Translate Value Register 1 - OUMWTVR1
3387 ** The Outbound Upper 32-bit Memory Window Translate Value Register 1 (OUMWTVR1) defines
3388 ** the upper 32-bits of address used during a dual address cycle. This enables the outbound ATU to
3389 ** directly address anywhere within the 64-bit host address space. When this register is all-zero, then
3390 ** a SAC is generated on the PCI bus.
3391 ** The memory window is from internal bus address 8400 000H to 87FF FFFFH with the fixed length
3393 ** -----------------------------------------------------------------
3394 ** Bit Default Description
3395 ** 31:00 0000 0000H These bits define the upper 32-bits of address driven during the dual address cycle (DAC).
3396 ***********************************************************************************
3398 #define ARCMSR_OUTBOUND_UPPER32_MEMORY_WINDOW_TRANSLATE_VALUE1_REG 0x6C /*dword 0x6F,0x6E,0x6D,0x6C*/
3400 ***********************************************************************************
3401 ** Outbound Upper 32-bit Direct Window Translate Value Register - OUDWTVR
3403 ** The Outbound Upper 32-bit Direct Window Translate Value Register (OUDWTVR) defines the
3404 ** upper 32-bits of address used during a dual address cycle for the transactions via Direct Addressing
3405 ** Window. This enables the outbound ATU to directly address anywhere within the 64-bit host
3406 ** address space. When this register is all-zero, then a SAC is generated on the PCI bus.
3407 ** -----------------------------------------------------------------
3408 ** Bit Default Description
3409 ** 31:00 0000 0000H These bits define the upper 32-bits of address driven during the dual address cycle (DAC).
3410 ***********************************************************************************
3412 #define ARCMSR_OUTBOUND_UPPER32_DIRECT_WINDOW_TRANSLATE_VALUE_REG 0x78 /*dword 0x7B,0x7A,0x79,0x78*/
3414 ***********************************************************************************
3415 ** ATU Configuration Register - ATUCR
3417 ** The ATU Configuration Register controls the outbound address translation for address translation
3418 ** unit. It also contains bits for Conventional PCI Delayed Read Command (DRC) aliasing, discard
3419 ** timer status, SERR# manual assertion, SERR# detection interrupt masking, and ATU BIST
3420 ** interrupt enabling.
3421 ** -----------------------------------------------------------------
3422 ** Bit Default Description
3423 ** 31:20 00H Reserved
3424 ** 19 0 2 ATU DRC Alias - when set, the ATU does not distinguish read commands when attempting to match a
3425 ** current PCI read transaction with read data enqueued within the DRC buffer. When clear, a current read
3426 ** transaction must have the exact same read command as the DRR for the ATU to deliver DRC data. Not
3427 ** applicable in the PCI-X mode.
3428 ** 18 0 2 Direct Addressing Upper 2Gbytes Translation Enable - When set,
3429 ** with Direct Addressing enabled (bit 7 of the ATUCR set),
3430 ** the ATU forwards internal bus cycles with an address between 0000.0040H and
3431 ** 7FFF.FFFFH to the PCI bus with bit 31 of the address set (8000.0000H - FFFF.FFFFH).
3432 ** When clear, no translation occurs.
3434 ** 16 0 2 SERR# Manual Assertion - when set, the ATU asserts SERR# for one clock on the PCI interface. Until
3435 ** cleared, SERR# may not be manually asserted again. Once cleared, operation proceeds as specified.
3436 ** 15 0 2 ATU Discard Timer Status - when set, one of the 4 discard timers within the ATU has expired and
3437 ** discarded the delayed completion transaction within the queue. When clear, no timer has expired.
3438 ** 14:10 00000 2 Reserved
3439 ** 09 0 2 SERR# Detected Interrupt Enable - When set, the Intel XScale core is signalled an HPI# interrupt
3440 ** when the ATU detects that SERR# was asserted. When clear,
3441 ** the Intel XScale core is not interrupted when SERR# is detected.
3442 ** 08 0 2 Direct Addressing Enable - Setting this bit enables direct outbound addressing through the ATU.
3443 ** Internal bus cycles with an address between 0000.0040H and 7FFF.FFFFH automatically forwards to
3444 ** the PCI bus with or without translation of address bit 31 based on the setting of bit 18 of
3446 ** 07:04 0000 2 Reserved
3447 ** 03 0 2 ATU BIST Interrupt Enable - When set, enables an interrupt to the Intel XScale core when the start
3448 ** BIST bit is set in the ATUBISTR register. This bit is also reflected as the BIST Capable bit 7
3449 ** in the ATUBISTR register.
3451 ** 01 0 2 Outbound ATU Enable - When set, enables the outbound address translation unit.
3452 ** When cleared, disables the outbound ATU.
3454 ***********************************************************************************
3456 #define ARCMSR_ATU_CONFIGURATION_REG 0x80 /*dword 0x83,0x82,0x81,0x80*/
3458 ***********************************************************************************
3459 ** PCI Configuration and Status Register - PCSR
3461 ** The PCI Configuration and Status Register has additional bits for controlling and monitoring
3462 ** various features of the PCI bus interface.
3463 ** -----------------------------------------------------------------
3464 ** Bit Default Description
3465 ** 31:19 0000H Reserved
3466 ** 18 0 2 Detected Address or Attribute Parity Error - set when a parity error is detected during either the address
3467 ** or attribute phase of a transaction on the PCI bus even when the ATUCMD register Parity Error
3468 ** Response bit is cleared. Set under the following conditions:
3469 ** ¡E Any Address or Attribute (PCI-X Only) Parity Error on the Bus (including one generated by the ATU).
3470 ** 17:16 Varies with
3477 ** PCI-X capability - These two bits define the mode of
3478 ** the PCI bus (conventional or PCI-X) as well as the
3479 ** operating frequency in the case of PCI-X mode.
3480 ** 00 - Conventional PCI mode
3484 ** As defined by the PCI-X Addendum to the PCI Local Bus Specification,
3485 ** Revision 1.0a, the operating
3486 ** mode is determined by an initialization pattern on the PCI bus during
3487 ** P_RST# assertion:
3488 ** DEVSEL# STOP# TRDY# Mode
3489 ** Deasserted Deasserted Deasserted Conventional
3490 ** Deasserted Deasserted Asserted PCI-X 66
3491 ** Deasserted Asserted Deasserted PCI-X 100
3492 ** Deasserted Asserted Asserted PCI-X 133
3493 ** All other patterns are reserved.
3495 ** Outbound Transaction Queue Busy:
3496 ** 0=Outbound Transaction Queue Empty
3497 ** 1=Outbound Transaction Queue Busy
3499 ** Inbound Transaction Queue Busy:
3500 ** 0=Inbound Transaction Queue Empty
3501 ** 1=Inbound Transaction Queue Busy
3503 ** 12 0 2 Discard Timer Value - This bit controls the time-out value
3504 ** for the four discard timers attached to the queues holding read data.
3505 ** A value of 0 indicates the time-out value is 2 15 clocks.
3506 ** A value of 1 indicates the time-out value is 2 10 clocks.
3513 ** Bus Operating at 66 MHz - When set, the interface has been initialized to function at 66 MHz in
3514 ** Conventional PCI mode by the assertion of M66EN during bus initialization.
3515 ** When clear, the interface
3516 ** has been initialized as a 33 MHz bus.
3517 ** NOTE: When PCSR bits 17:16 are not equal to zero, then this bit is meaningless since the 80331 is operating in PCI-X mode.
3524 ** PCI Bus 64-Bit Capable - When clear, the PCI bus interface has been
3525 ** configured as 64-bit capable by
3526 ** the assertion of REQ64# on the rising edge of P_RST#. When set,
3527 ** the PCI interface is configured as
3529 ** 07:06 00 2 Reserved.
3530 ** 05 0 2 Reset Internal Bus - This bit controls the reset of the Intel XScale core
3531 ** and all units on the internal
3532 ** bus. In addition to the internal bus initialization,
3533 ** this bit triggers the assertion of the M_RST# pin for
3534 ** initialization of registered DIMMs. When set:
3535 ** When operating in the conventional PCI mode:
3536 ** ¡E All current PCI transactions being mastered by the ATU completes,
3537 ** and the ATU master interfaces
3538 ** proceeds to an idle state. No additional transactions is mastered by these units
3539 ** until the internal bus reset is complete.
3540 ** ¡E All current transactions being slaved by the ATU on either the PCI bus
3541 ** or the internal bus
3542 ** completes, and the ATU target interfaces proceeds to an idle state.
3543 ** All future slave transactions master aborts,
3544 ** with the exception of the completion cycle for the transaction that set the Reset
3545 ** Internal Bus bit in the PCSR.
3546 ** ¡E When the value of the Core Processor Reset bit in the PCSR (upon P_RST# assertion)
3547 ** is set, the Intel XScale core is held in reset when the internal bus reset is complete.
3548 ** ¡E The ATU ignores configuration cycles, and they appears as master aborts for: 32
3549 ** Internal Bus clocks.
3550 ** ¡E The 80331 hardware clears this bit after the reset operation completes.
3551 ** When operating in the PCI-X mode:
3552 ** The ATU hardware responds the same as in Conventional PCI-X mode.
3553 ** However, this may create a problem in PCI-X mode for split requests in
3554 ** that there may still be an outstanding split completion that the
3555 ** ATU is either waiting to receive (Outbound Request) or initiate
3556 ** (Inbound Read Request). For a cleaner
3557 ** internal bus reset, host software can take the following steps prior
3558 ** to asserting Reset Internal bus:
3559 ** 1. Clear the Bus Master (bit 2 of the ATUCMD) and the Memory Enable (bit 1 of the ATUCMD) bits in
3560 ** the ATUCMD. This ensures that no new transactions, either outbound or inbound are enqueued.
3561 ** 2. Wait for both the Outbound (bit 15 of the PCSR) and Inbound Read (bit 14 of the PCSR) Transaction
3562 ** queue busy bits to be clear.
3563 ** 3. Set the Reset Internal Bus bit
3564 ** As a result, the ATU hardware resets the internal bus using the same logic as in conventional mode,
3565 ** however the user is now assured that the ATU no longer has any pending inbound or outbound split
3566 ** completion transactions.
3567 ** NOTE: Since the Reset Internal Bus bit is set using an inbound configuration cycle, the user is
3568 ** guaranteed that any prior configuration cycles have properly completed since there is only a one
3569 ** deep transaction queue for configuration transaction requests. The ATU sends the appropriate
3570 ** Split Write Completion Message to the Requester prior to the onset of Internal Bus Reset.
3571 ** 04 0 2 Bus Master Indicator Enable: Provides software control for the
3572 ** Bus Master Indicator signal P_BMI used
3573 ** for external RAIDIOS logic control of private devices. Only valid when operating with the bridge and
3574 ** central resource/arbiter disabled (BRG_EN =low, ARB_EN=low).
3575 ** 03 Varies with external state of PRIVDEV during
3577 ** Private Device Enable - This bit indicates the state of the reset strap which enables the private device
3578 ** control mechanism within the PCI-to-PCI Bridge SISR configuration register.
3579 ** 0=Private Device control Disabled - SISR register bits default to zero
3580 ** 1=Private Device control Enabled - SISR register bits default to one
3581 ** 02 Varies with external state of RETRY during P_RST#
3582 ** Configuration Cycle Retry - When this bit is set, the PCI interface of the 80331 responds to all
3583 ** configuration cycles with a Retry condition. When clear, the 80331 responds to the appropriate
3584 ** configuration cycles.
3585 ** The default condition for this bit is based on the external state of the RETRY pin at the rising edge of
3586 ** P_RST#. When the external state of the pin is high, the bit is set. When the external state of the pin is
3587 ** low, the bit is cleared.
3588 ** 01 Varies with external state of CORE_RST# during P_RST#
3589 ** Core Processor Reset - This bit is set to its default value by the hardware when either P_RST# is
3590 ** asserted or the Reset Internal Bus bit in PCSR is set. When this bit is set, the Intel XScale core is
3591 ** being held in reset. Software cannot set this bit. Software is required to clear this bit to deassert Intel
3592 ** XScale core reset.
3593 ** The default condition for this bit is based on the external state of the CORE_RST# pin at the rising edge
3594 ** of P_RST#. When the external state of the pin is low, the bit is set. When the external state of the pin is
3595 ** high, the bit is clear.
3596 ** 00 Varies with external state of PRIVMEM during P_RST#
3597 ** Private Memory Enable - This bit indicates the state of the reset strap which enables the private device
3598 ** control mechanism within the PCI-to-PCI Bridge SDER configuration register.
3599 ** 0=Private Memory control Disabled - SDER register bit 2 default to zero
3600 ** 1=Private Memory control Enabled - SDER register bits 2 default to one
3601 ***********************************************************************************
3603 #define ARCMSR_PCI_CONFIGURATION_STATUS_REG 0x84 /*dword 0x87,0x86,0x85,0x84*/
3605 ***********************************************************************************
3606 ** ATU Interrupt Status Register - ATUISR
3608 ** The ATU Interrupt Status Register is used to notify the core processor of the source of an ATU
3609 ** interrupt. In addition, this register is written to clear the source of the interrupt to the interrupt unit
3610 ** of the 80331. All bits in this register are Read/Clear.
3611 ** Bits 4:0 are a direct reflection of bits 14:11 and bit 8 (respectively) of the ATU Status Register
3612 ** (these bits are set at the same time by hardware but need to be cleared independently). Bit 7 is set
3613 ** by an error associated with the internal bus of the 80331. Bit 8 is for software BIST. The
3614 ** conditions that result in an ATU interrupt are cleared by writing a 1 to the appropriate bits in this
3616 ** Note: Bits 4:0, and bits 15 and 13:7 can result in an interrupt being driven to the Intel XScale core.
3617 ** -----------------------------------------------------------------
3618 ** Bit Default Description
3619 ** 31:18 0000H Reserved
3620 ** 17 0 2 VPD Address Register Updated - This bit is set when a PCI bus configuration write occurs to the VPDAR
3621 ** register. Configuration register writes to the VPDAR does NOT result in bit 15 also being set. When set,
3622 ** this bit results in the assertion of the ATU Configure Register Write Interrupt.
3624 ** 15 0 2 ATU Configuration Write - This bit is set when a PCI bus configuration write occurs to any ATU register.
3625 ** When set, this bit results in the assertion of the ATU Configure Register Write Interrupt.
3626 ** 14 0 2 ATU Inbound Memory Window 1 Base Updated - This bit is set when a PCI bus configuration write
3627 ** occurs to either the IABAR1 register or the IAUBAR1 register. Configuration register writes to these
3628 ** registers deos NOT result in bit 15 also being set. When set, this bit results in the assertion of the ATU
3629 ** Configure Register Write Interrupt.
3630 ** 13 0 2 Initiated Split Completion Error Message - This bit is set when the device initiates a Split Completion
3631 ** Message on the PCI Bus with the Split Completion Error attribute bit set.
3632 ** 12 0 2 Received Split Completion Error Message - This bit is set when the device receives a Split Completion
3633 ** Message from the PCI Bus with the Split Completion Error attribute bit set.
3634 ** 11 0 2 Power State Transition - When the Power State Field of the ATU Power Management Control/Status
3635 ** Register is written to transition the ATU function Power State from D0 to D3, D0 to D1, or D3 to D0 and
3636 ** the ATU Power State Transition Interrupt mask bit is cleared, this bit is set.
3637 ** 10 0 2 P_SERR# Asserted - set when P_SERR# is asserted on the PCI bus by the ATU.
3638 ** 09 0 2 Detected Parity Error - set when a parity error is detected on the PCI bus even when the ATUCMD
3639 ** register¡¦s Parity Error Response bit is cleared. Set under the following conditions:
3640 ** ¡E Write Data Parity Error when the ATU is a target (inbound write).
3641 ** ¡E Read Data Parity Error when the ATU is an initiator (outbound read).
3642 ** ¡E Any Address or Attribute (PCI-X Only) Parity Error on the Bus.
3643 ** 08 0 2 ATU BIST Interrupt - When set, generates the ATU BIST Start Interrupt and indicates the host processor
3644 ** has set the Start BIST bit (ATUBISTR register bit 6), when the ATU BIST interrupt is enabled (ATUCR
3645 ** register bit 3). The Intel XScale core can initiate the software BIST and store the result in ATUBISTR
3646 ** register bits 3:0.
3647 ** Configuration register writes to the ATUBISTR does NOT result in bit 15 also being set or the assertion
3648 ** of the ATU Configure Register Write Interrupt.
3649 ** 07 0 2 Internal Bus Master Abort - set when a transaction initiated by the ATU internal bus initiator interface ends in a Master-abort.
3650 ** 06:05 00 2 Reserved.
3651 ** 04 0 2 P_SERR# Detected - set when P_SERR# is detected on the PCI bus by the ATU.
3652 ** 03 0 2 PCI Master Abort - set when a transaction initiated by the ATU PCI initiator interface ends in a Master-abort.
3653 ** 02 0 2 PCI Target Abort (master) - set when a transaction initiated by the ATU PCI master interface ends in a Target-abort.
3654 ** 01 0 2 PCI Target Abort (target) - set when the ATU interface, acting as a target, terminates the transaction on the PCI bus with a target abort.
3655 ** 00 0 2 PCI Master Parity Error - Master Parity Error - The ATU interface sets this bit under the following
3657 ** ¡E The ATU asserted PERR# itself or the ATU observed PERR# asserted.
3658 ** ¡E And the ATU acted as the requester for the operation in which the error occurred.
3659 ** ¡E And the ATUCMD register¡¦s Parity Error Response bit is set
3660 ** ¡E Or (PCI-X Mode Only) the ATU received a Write Data Parity Error Message
3661 ** ¡E And the ATUCMD register¡¦s Parity Error Response bit is set
3662 ***********************************************************************************
3664 #define ARCMSR_ATU_INTERRUPT_STATUS_REG 0x88 /*dword 0x8B,0x8A,0x89,0x88*/
3666 ***********************************************************************************
3667 ** ATU Interrupt Mask Register - ATUIMR
3669 ** The ATU Interrupt Mask Register contains the control bit to enable and disable interrupts
3670 ** generated by the ATU.
3671 ** -----------------------------------------------------------------
3672 ** Bit Default Description
3673 ** 31:15 0 0000H Reserved
3674 ** 14 0 2 VPD Address Register Updated Mask - Controls the setting of bit 17 of the ATUISR and generation of the
3675 ** ATU Configuration Register Write interrupt when a PCI bus write occurs to the VPDAR register.
3679 ** 12 0 2 Configuration Register Write Mask - Controls the setting of bit 15 of the ATUISR and generation of the
3680 ** ATU Configuration Register Write interrupt when a PCI bus write occurs to any ATU configuration register
3681 ** except those covered by mask bit 11 and bit 14 of this register, and ATU BIST enable bit 3 of the ATUCR.
3684 ** 11 1 2 ATU Inbound Memory Window 1 Base Updated Mask - Controls the setting of bit 14 of the ATUISR and
3685 ** generation of the ATU Configuration Register Write interrupt when a PCI bus write occurs to either the
3686 ** IABAR1 register or the IAUBAR1 register.
3689 ** 10 0 2 Initiated Split Completion Error Message Interrupt Mask - Controls the setting of bit 13 of the ATUISR and
3690 ** generation of the ATU Error interrupt when the ATU initiates a Split Completion Error Message.
3693 ** 09 0 2 Received Split Completion Error Message Interrupt Mask- Controls the setting of bit 12 of the ATUISR
3694 ** and generation of the ATU Error interrupt when a Split Completion Error Message results in bit 29 of the
3695 ** PCIXSR being set.
3698 ** 08 1 2 Power State Transition Interrupt Mask - Controls the setting of bit 12 of the ATUISR and generation of the
3699 ** ATU Error interrupt when ATU Power Management Control/Status Register is written to transition the
3700 ** ATU Function Power State from D0 to D3, D0 to D1, D1 to D3 or D3 to D0.
3703 ** 07 0 2 ATU Detected Parity Error Interrupt Mask - Controls the setting of bit 9 of the ATUISR and generation of
3704 ** the ATU Error interrupt when a parity error detected on the PCI bus that sets bit 15 of the ATUSR.
3707 ** 06 0 2 ATU SERR# Asserted Interrupt Mask - Controls the setting of bit 10 of the ATUISR and generation of the
3708 ** ATU Error interrupt when SERR# is asserted on the PCI interface resulting in bit 14 of the ATUSR being set.
3711 ** NOTE: This bit is specific to the ATU asserting SERR# and not detecting SERR# from another master.
3712 ** 05 0 2 ATU PCI Master Abort Interrupt Mask - Controls the setting of bit 3 of the ATUISR and generation of the
3713 ** ATU Error interrupt when a master abort error resulting in bit 13 of the ATUSR being set.
3716 ** 04 0 2 ATU PCI Target Abort (Master) Interrupt Mask- Controls the setting of bit 12 of the ATUISR and ATU Error
3717 ** generation of the interrupt when a target abort error resulting in bit 12 of the ATUSR being set
3720 ** 03 0 2 ATU PCI Target Abort (Target) Interrupt Mask- Controls the setting of bit 1 of the ATUISR and generation
3721 ** of the ATU Error interrupt when a target abort error resulting in bit 11 of the ATUSR being set.
3724 ** 02 0 2 ATU PCI Master Parity Error Interrupt Mask - Controls the setting of bit 0 of the ATUISR and generation
3725 ** of the ATU Error interrupt when a parity error resulting in bit 8 of the ATUSR being set.
3728 ** 01 0 2 ATU Inbound Error SERR# Enable - Controls when the ATU asserts (when enabled through the
3729 ** ATUCMD) SERR# on the PCI interface in response to a master abort on the internal bus during an
3730 ** inbound write transaction.
3731 ** 0=SERR# Not Asserted due to error
3732 ** 1=SERR# Asserted due to error
3733 ** 00 0 2 ATU ECC Target Abort Enable - Controls the ATU response on the PCI interface to a target abort (ECC
3734 ** error) from the memory controller on the internal bus. In conventional mode, this action only occurs
3735 ** during an inbound read transaction where the data phase that was target aborted on the internal bus is
3736 ** actually requested from the inbound read queue.
3737 ** 0=Disconnect with data
3738 ** (the data being up to 64 bits of 1¡¦s)
3740 ** NOTE: In PCI-X Mode, The ATU initiates a Split Completion Error Message (with message class=2h -
3741 ** completer error and message index=81h - 80331 internal bus target abort) on the PCI bus,
3742 ** independent of the setting of this bit.
3743 ***********************************************************************************
3745 #define ARCMSR_ATU_INTERRUPT_MASK_REG 0x8C /*dword 0x8F,0x8E,0x8D,0x8C*/
3747 ***********************************************************************************
3748 ** Inbound ATU Base Address Register 3 - IABAR3
3750 ** . The Inbound ATU Base Address Register 3 (IABAR3) together with the Inbound ATU Upper Base Address Register 3 (IAUBAR3) defines the block
3751 ** of memory addresses where the inbound translation window 3 begins.
3752 ** . The inbound ATU decodes and forwards the bus request to the 80331 internal bus with a translated address to map into 80331 local memory.
3753 ** . The IABAR3 and IAUBAR3 define the base address and describes the required memory block size.
3754 ** . Bits 31 through 12 of the IABAR3 is either read/write bits or read only with a value of 0 depending on the value located within the IALR3.
3755 ** The programmed value within the base address register must comply with the PCI programming requirements for address alignment.
3757 ** Since IABAR3 does not appear in the standard PCI configuration header space (offsets 00H - 3CH),
3758 ** IABAR3 is not configured by the host during normal system initialization.
3760 ** When a non-zero value is not written to IALR3,
3761 ** the user should not set either the Prefetchable Indicator
3762 ** or the Type Indicator for 64 bit addressability.
3763 ** This is the default for IABAR3.
3764 ** Assuming a non-zero value is written to IALR3,
3765 ** the user may set the Prefetchable Indicator
3766 ** or the Type Indicator:
3767 ** a. Since non prefetchable memory windows can never be placed above the 4 Gbyte address boundary,
3768 ** when the Prefetchable Indicator is not set,
3769 ** the user should also leave the Type Indicator set for 32 bit addressability.
3770 ** This is the default for IABAR3.
3771 ** b. when the Prefetchable Indicator is set,
3772 ** the user should also set the Type Indicator for 64 bit addressability.
3773 ** -----------------------------------------------------------------
3774 ** Bit Default Description
3775 ** 31:12 00000H Translation Base Address 3 - These bits define the actual location
3776 ** the translation function is to respond to when addressed from the PCI bus.
3777 ** 11:04 00H Reserved.
3778 ** 03 0 2 Prefetchable Indicator - When set, defines the memory space as prefetchable.
3779 ** 02:01 00 2 Type Indicator - Defines the width of the addressability for this memory window:
3780 ** 00 - Memory Window is locatable anywhere in 32 bit address space
3781 ** 10 - Memory Window is locatable anywhere in 64 bit address space
3782 ** 00 0 2 Memory Space Indicator - This bit field describes memory or I/O space base address.
3783 ** The ATU does not occupy I/O space,
3784 ** thus this bit must be zero.
3785 ***********************************************************************************
3787 #define ARCMSR_INBOUND_ATU_BASE_ADDRESS3_REG 0x90 /*dword 0x93,0x92,0x91,0x90*/
3789 ***********************************************************************************
3790 ** Inbound ATU Upper Base Address Register 3 - IAUBAR3
3792 ** This register contains the upper base address when decoding PCI addresses beyond 4 GBytes.
3793 ** Together with the Translation Base Address this register defines the actual location
3794 ** the translation function is to respond to when addressed from the PCI bus for addresses > 4GBytes (for DACs).
3795 ** The programmed value within the base address register must comply with the PCI programming
3796 ** requirements for address alignment.
3798 ** When the Type indicator of IABAR3 is set to indicate 32 bit addressability,
3799 ** the IAUBAR3 register attributes are read-only.
3800 ** This is the default for IABAR3.
3801 ** -----------------------------------------------------------------
3802 ** Bit Default Description
3803 ** 31:0 00000H Translation Upper Base Address 3 - Together with the Translation Base Address 3 these bits define
3804 ** the actual location the translation function is to respond to when addressed from the PCI bus for addresses > 4GBytes.
3805 ***********************************************************************************
3807 #define ARCMSR_INBOUND_ATU_UPPER_BASE_ADDRESS3_REG 0x94 /*dword 0x97,0x96,0x95,0x94*/
3809 ***********************************************************************************
3810 ** Inbound ATU Limit Register 3 - IALR3
3812 ** Inbound address translation for memory window 3 occurs for data transfers occurring from the PCI
3813 ** bus (originated from the PCI bus) to the 80331 internal bus. The address translation block converts
3814 ** PCI addresses to internal bus addresses.
3815 ** The inbound translation base address for inbound window 3 is specified in Section 3.10.15. When
3816 ** determining block size requirements ¡X as described in Section 3.10.21 ¡X the translation limit
3817 ** register provides the block size requirements for the base address register. The remaining registers
3818 ** used for performing address translation are discussed in Section 3.2.1.1.
3819 ** The 80331 translate value register¡¦s programmed value must be naturally aligned with the base
3820 ** address register¡¦s programmed value. The limit register is used as a mask; thus, the lower address
3821 ** bits programmed into the 80331 translate value register are invalid. Refer to the PCI Local Bus
3822 ** Specification, Revision 2.3 for additional information on programming base address registers.
3823 ** Bits 31 to 12 within the IALR3 have a direct effect on the IABAR3 register, bits 31 to 12, with a
3824 ** one to one correspondence. A value of 0 in a bit within the IALR3 makes the corresponding bit
3825 ** within the IABAR3 a read only bit which always returns 0. A value of 1 in a bit within the IALR3
3826 ** makes the corresponding bit within the IABAR3 read/write from PCI. Note that a consequence of
3827 ** this programming scheme is that unless a valid value exists within the IALR3, all writes to the
3828 ** IABAR3 has no effect since a value of all zeros within the IALR3 makes the IABAR3 a read only
3830 ** -----------------------------------------------------------------
3831 ** Bit Default Description
3832 ** 31:12 00000H Inbound Translation Limit 3 - This readback value determines the memory block size required
3833 ** for the ATUs memory window 3.
3834 ** 11:00 000H Reserved
3835 ***********************************************************************************
3837 #define ARCMSR_INBOUND_ATU_LIMIT3_REG 0x98 /*dword 0x9B,0x9A,0x99,0x98*/
3839 ***********************************************************************************
3840 ** Inbound ATU Translate Value Register 3 - IATVR3
3842 ** The Inbound ATU Translate Value Register 3 (IATVR3) contains the internal bus address used to
3843 ** convert PCI bus addresses. The converted address is driven on the internal bus as a result of the
3844 ** inbound ATU address translation.
3845 ** -----------------------------------------------------------------
3846 ** Bit Default Description
3847 ** 31:12 00000H Inbound ATU Translation Value 3 - This value is used to convert the PCI address to internal bus addresses.
3848 ** This value must be 64-bit aligned on the internal bus. The default address allows the ATU to
3849 ** access the internal 80331 memory-mapped registers.
3850 ** 11:00 000H Reserved
3851 ***********************************************************************************
3853 #define ARCMSR_INBOUND_ATU_TRANSLATE_VALUE3_REG 0x9C /*dword 0x9F,0x9E,0x9D,0x9C*/
3855 ***********************************************************************************
3856 ** Outbound Configuration Cycle Address Register - OCCAR
3858 ** The Outbound Configuration Cycle Address Register is used to hold the 32-bit PCI configuration
3859 ** cycle address. The Intel XScale core writes the PCI configuration cycles address which then
3860 ** enables the outbound configuration read or write. The Intel XScale core then performs a read or
3861 ** write to the Outbound Configuration Cycle Data Register to initiate the configuration cycle on the
3863 ** Note: Bits 15:11 of the configuration cycle address for Type 0 configuration cycles are defined differently
3864 ** for Conventional versus PCI-X modes. When 80331 software programs the OCCAR to initiate a
3865 ** Type 0 configuration cycle, the OCCAR should always be loaded based on the PCI-X definition for
3866 ** the Type 0 configuration cycle address. When operating in Conventional mode, the 80331 clears
3867 ** bits 15:11 of the OCCAR prior to initiating an outbound Type 0 configuration cycle. See the PCI-X
3868 ** Addendum to the PCI Local Bus Specification, Revision 1.0a for details on the two formats.
3869 ** -----------------------------------------------------------------
3870 ** Bit Default Description
3871 ** 31:00 0000 0000H Configuration Cycle Address - These bits define the 32-bit PCI address used during an outbound
3872 ** configuration read or write cycle.
3873 ***********************************************************************************
3875 #define ARCMSR_OUTBOUND_CONFIGURATION_CYCLE_ADDRESS_REG 0xA4 /*dword 0xA7,0xA6,0xA5,0xA4*/
3877 ***********************************************************************************
3878 ** Outbound Configuration Cycle Data Register - OCCDR
3880 ** The Outbound Configuration Cycle Data Register is used to initiate a configuration read or write
3881 ** on the PCI bus. The register is logical rather than physical meaning that it is an address not a
3882 ** register. The Intel XScale core reads or writes the data registers memory-mapped address to
3883 ** initiate the configuration cycle on the PCI bus with the address found in the OCCAR. For a
3884 ** configuration write, the data is latched from the internal bus and forwarded directly to the OWQ.
3885 ** For a read, the data is returned directly from the ORQ to the Intel XScale core and is never
3886 ** actually entered into the data register (which does not physically exist).
3887 ** The OCCDR is only visible from 80331 internal bus address space and appears as a reserved value
3888 ** within the ATU configuration space.
3889 ** -----------------------------------------------------------------
3890 ** Bit Default Description
3891 ** 31:00 0000 0000H Configuration Cycle Data - These bits define the data used during an outbound configuration read
3893 ***********************************************************************************
3895 #define ARCMSR_OUTBOUND_CONFIGURATION_CYCLE_DATA_REG 0xAC /*dword 0xAF,0xAE,0xAD,0xAC*/
3897 ***********************************************************************************
3898 ** VPD Capability Identifier Register - VPD_CAPID
3900 ** The Capability Identifier Register bits adhere to the definitions in the PCI Local Bus Specification,
3901 ** Revision 2.3. This register in the PCI Extended Capability header identifies the type of Extended
3902 ** Capability contained in that header. In the case of the 80331, this is the VPD extended capability
3903 ** with an ID of 03H as defined by the PCI Local Bus Specification, Revision 2.3.
3904 ** -----------------------------------------------------------------
3905 ** Bit Default Description
3906 ** 07:00 03H Cap_Id - This field with its¡¦ 03H value identifies this item in the linked list of Extended Capability
3907 ** Headers as being the VPD capability registers.
3908 ***********************************************************************************
3910 #define ARCMSR_VPD_CAPABILITY_IDENTIFIER_REG 0xB8 /*byte*/
3912 ***********************************************************************************
3913 ** VPD Next Item Pointer Register - VPD_NXTP
3915 ** The Next Item Pointer Register bits adhere to the definitions in the PCI Local Bus Specification,
3916 ** Revision 2.3. This register describes the location of the next item in the function¡¦s capability list.
3917 ** For the 80331, this the final capability list, and hence, this register is set to 00H.
3918 ** -----------------------------------------------------------------
3919 ** Bit Default Description
3920 ** 07:00 00H Next_ Item_ Pointer - This field provides an offset into the function¡¦s configuration space pointing to the
3921 ** next item in the function¡¦s capability list. Since the VPD capabilities are the last in the linked list of
3922 ** extended capabilities in the 80331, the register is set to 00H.
3923 ***********************************************************************************
3925 #define ARCMSR_VPD_NEXT_ITEM_PTR_REG 0xB9 /*byte*/
3927 ***********************************************************************************
3928 ** VPD Address Register - VPD_AR
3930 ** The VPD Address register (VPDAR) contains the DWORD-aligned byte address of the VPD to be
3931 ** accessed. The register is read/write and the initial value at power-up is indeterminate.
3932 ** A PCI Configuration Write to the VPDAR interrupts the Intel XScale core. Software can use
3933 ** the Flag setting to determine whether the configuration write was intended to initiate a read or
3934 ** write of the VPD through the VPD Data Register.
3935 ** -----------------------------------------------------------------
3936 ** Bit Default Description
3937 ** 15 0 2 Flag - A flag is used to indicate when a transfer of data between the VPD Data Register and the storage
3938 ** component has completed. Please see Section 3.9, ¡§Vital Product Data¡¨ on page 201 for more details on
3939 ** how the 80331 handles the data transfer.
3940 ** 14:0 0000H VPD Address - This register is written to set the DWORD-aligned byte address used to read or write
3941 ** Vital Product Data from the VPD storage component.
3942 ***********************************************************************************
3944 #define ARCMSR_VPD_ADDRESS_REG 0xBA /*word 0xBB,0xBA*/
3946 ***********************************************************************************
3947 ** VPD Data Register - VPD_DR
3949 ** This register is used to transfer data between the 80331 and the VPD storage component.
3950 ** -----------------------------------------------------------------
3951 ** Bit Default Description
3952 ** 31:00 0000H VPD Data - Four bytes are always read or written through this register to/from the VPD storage component.
3953 ***********************************************************************************
3955 #define ARCMSR_VPD_DATA_REG 0xBC /*dword 0xBF,0xBE,0xBD,0xBC*/
3957 ***********************************************************************************
3958 ** Power Management Capability Identifier Register -PM_CAPID
3960 ** The Capability Identifier Register bits adhere to the definitions in the PCI Local Bus Specification,
3961 ** Revision 2.3. This register in the PCI Extended Capability header identifies the type of Extended
3962 ** Capability contained in that header. In the case of the 80331, this is the PCI Bus Power
3963 ** Management extended capability with an ID of 01H as defined by the PCI Bus Power Management
3964 ** Interface Specification, Revision 1.1.
3965 ** -----------------------------------------------------------------
3966 ** Bit Default Description
3967 ** 07:00 01H Cap_Id - This field with its¡¦ 01H value identifies this item in the linked list of Extended Capability
3968 ** Headers as being the PCI Power Management Registers.
3969 ***********************************************************************************
3971 #define ARCMSR_POWER_MANAGEMENT_CAPABILITY_IDENTIFIER_REG 0xC0 /*byte*/
3973 ***********************************************************************************
3974 ** Power Management Next Item Pointer Register - PM_NXTP
3976 ** The Next Item Pointer Register bits adhere to the definitions in the PCI Local Bus Specification,
3977 ** Revision 2.3. This register describes the location of the next item in the function¡¦s capability list.
3978 ** For the 80331, the next capability (MSI capability list) is located at off-set D0H.
3979 ** -----------------------------------------------------------------
3980 ** Bit Default Description
3981 ** 07:00 D0H Next_ Item_ Pointer - This field provides an offset into the function¡¦s configuration space pointing to the
3982 ** next item in the function¡¦s capability list which in the 80331 is the MSI extended capabilities header.
3983 ***********************************************************************************
3985 #define ARCMSR_POWER_NEXT_ITEM_PTR_REG 0xC1 /*byte*/
3987 ***********************************************************************************
3988 ** Power Management Capabilities Register - PM_CAP
3990 ** Power Management Capabilities bits adhere to the definitions in the PCI Bus Power Management
3991 ** Interface Specification, Revision 1.1. This register is a 16-bit read-only register which provides
3992 ** information on the capabilities of the ATU function related to power management.
3993 ** -----------------------------------------------------------------
3994 ** Bit Default Description
3995 ** 15:11 00000 2 PME_Support - This function is not capable of asserting the PME# signal in any state, since PME#
3996 ** is not supported by the 80331.
3997 ** 10 0 2 D2_Support - This bit is set to 0 2 indicating that the 80331 does not support the D2 Power Management State
3998 ** 9 1 2 D1_Support - This bit is set to 1 2 indicating that the 80331 supports the D1 Power Management State
3999 ** 8:6 000 2 Aux_Current - This field is set to 000 2 indicating that the 80331 has no current requirements for the
4000 ** 3.3Vaux signal as defined in the PCI Bus Power Management Interface Specification, Revision 1.1
4001 ** 5 0 2 DSI - This field is set to 0 2 meaning that this function requires a device specific initialization sequence
4002 ** following the transition to the D0 uninitialized state.
4004 ** 3 0 2 PME Clock - Since the 80331 does not support PME# signal generation this bit is cleared to 0 2 .
4005 ** 2:0 010 2 Version - Setting these bits to 010 2 means that this function complies with PCI Bus Power Management
4006 ** Interface Specification, Revision 1.1
4007 ***********************************************************************************
4009 #define ARCMSR_POWER_MANAGEMENT_CAPABILITY_REG 0xC2 /*word 0xC3,0xC2*/
4011 ***********************************************************************************
4012 ** Power Management Control/Status Register - PM_CSR
4014 ** Power Management Control/Status bits adhere to the definitions in the PCI Bus Power
4015 ** Management Interface Specification, Revision 1.1. This 16-bit register is the control and status
4016 ** interface for the power management extended capability.
4017 ** -----------------------------------------------------------------
4018 ** Bit Default Description
4019 ** 15 0 2 PME_Status - This function is not capable of asserting the PME# signal in any state, since PME## is not
4020 ** supported by the 80331.
4021 ** 14:9 00H Reserved
4022 ** 8 0 2 PME_En - This bit is hardwired to read-only 0 2 since this function does not support PME#
4023 ** generation from any power state.
4024 ** 7:2 000000 2 Reserved
4025 ** 1:0 00 2 Power State - This 2-bit field is used both to determine the current power state
4026 ** of a function and to set the function into a new power state. The definition of the values is:
4029 ** 10 2 - D2 (Unsupported)
4031 ** The 80331 supports only the D0 and D3 hot states.
4033 ***********************************************************************************
4035 #define ARCMSR_POWER_MANAGEMENT_CONTROL_STATUS_REG 0xC4 /*word 0xC5,0xC4*/
4037 ***********************************************************************************
4038 ** PCI-X Capability Identifier Register - PX_CAPID
4040 ** The Capability Identifier Register bits adhere to the definitions in the PCI Local Bus Specification,
4041 ** Revision 2.3. This register in the PCI Extended Capability header identifies the type of Extended
4042 ** Capability contained in that header. In the case of the 80331, this is the PCI-X extended capability with
4043 ** an ID of 07H as defined by the PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.
4044 ** -----------------------------------------------------------------
4045 ** Bit Default Description
4046 ** 07:00 07H Cap_Id - This field with its¡¦ 07H value identifies this item in the linked list of Extended Capability
4047 ** Headers as being the PCI-X capability registers.
4048 ***********************************************************************************
4050 #define ARCMSR_PCIX_CAPABILITY_IDENTIFIER_REG 0xE0 /*byte*/
4052 ***********************************************************************************
4053 ** PCI-X Next Item Pointer Register - PX_NXTP
4055 ** The Next Item Pointer Register bits adhere to the definitions in the PCI Local Bus Specification,
4056 ** Revision 2.3. This register describes the location of the next item in the function¡¦s capability list.
4057 ** By default, the PCI-X capability is the last capabilities list for the 80331, thus this register defaults
4059 ** However, this register may be written to B8H prior to host configuration to include the VPD
4060 ** capability located at off-set B8H.
4061 ** Warning: Writing this register to any value other than 00H (default) or B8H is not supported and may
4062 ** produce unpredictable system behavior.
4063 ** In order to guarantee that this register is written prior to host configuration, the 80331 must be
4064 ** initialized at P_RST# assertion to Retry Type 0 configuration cycles (bit 2 of PCSR). Typically,
4065 ** the Intel XScale core would be enabled to boot immediately following P_RST# assertion in
4066 ** this case (bit 1 of PCSR), as well. Please see Table 125, ¡§PCI Configuration and Status Register -
4067 ** PCSR¡¨ on page 253 for more details on the 80331 initialization modes.
4068 ** -----------------------------------------------------------------
4069 ** Bit Default Description
4070 ** 07:00 00H Next_ Item_ Pointer - This field provides an offset into the function¡¦s configuration space pointing to the
4071 ** next item in the function¡¦s capability list. Since the PCI-X capabilities are the last in the linked list of
4072 ** extended capabilities in the 80331, the register is set to 00H.
4073 ** However, this field may be written prior to host configuration with B8H to extend the list to include the
4074 ** VPD extended capabilities header.
4075 ***********************************************************************************
4077 #define ARCMSR_PCIX_NEXT_ITEM_PTR_REG 0xE1 /*byte*/
4079 ***********************************************************************************
4080 ** PCI-X Command Register - PX_CMD
4082 ** This register controls various modes and features of ATU and Message Unit when operating in the
4084 ** -----------------------------------------------------------------
4085 ** Bit Default Description
4086 ** 15:7 000000000 2 Reserved.
4087 ** 6:4 011 2 Maximum Outstanding Split Transactions - This register sets the maximum number of Split Transactions
4088 ** the device is permitted to have outstanding at one time.
4089 ** Register Maximum Outstanding
4098 ** 3:2 00 2 Maximum Memory Read Byte Count - This register sets the maximum byte count the device uses when
4099 ** initiating a Sequence with one of the burst memory read commands.
4100 ** Register Maximum Byte Count
4106 ** Enable Relaxed Ordering - The 80331 does not set the relaxed ordering bit in the Requester Attributes
4108 ** 0 0 2 Data Parity Error Recovery Enable - The device driver sets this bit to enable the device to attempt to
4109 ** recover from data parity errors. When this bit is 0 and the device is in PCI-X mode, the device asserts
4110 ** SERR# (when enabled) whenever the Master Data Parity Error bit (Status register, bit 8) is set.
4111 ***********************************************************************************
4113 #define ARCMSR_PCIX_COMMAND_REG 0xE2 /*word 0xE3,0xE2*/
4115 ***********************************************************************************
4116 ** PCI-X Status Register - PX_SR
4118 ** This register identifies the capabilities and current operating mode of ATU, DMAs and Message
4119 ** Unit when operating in the PCI-X mode.
4120 ** -----------------------------------------------------------------
4121 ** Bit Default Description
4122 ** 31:30 00 2 Reserved
4123 ** 29 0 2 Received Split Completion Error Message - This bit is set when the device receives a Split Completion
4124 ** Message with the Split Completion Error attribute bit set. Once set, this bit remains set until software
4125 ** writes a 1 to this location.
4126 ** 0=no Split Completion error message received.
4127 ** 1=a Split Completion error message has been received.
4128 ** 28:26 001 2 Designed Maximum Cumulative Read Size (DMCRS) - The value of this register depends on the setting
4129 ** of the Maximum Memory Read Byte Count field of the PCIXCMD register:
4130 ** DMCRS Max ADQs Maximum Memory Read Byte Count Register Setting
4131 ** 1 16 512 (Default)
4135 ** 25:23 011 2 Designed Maximum Outstanding Split Transactions - The 80331 can have up to four outstanding split transactions.
4136 ** 22:21 01 2 Designed Maximum Memory Read Byte Count - The 80331 can generate memory reads with byte counts up
4138 ** 20 1 2 80331 is a complex device.
4139 ** 19 0 2 Unexpected Split Completion - This bit is set when an unexpected Split Completion with this device¡¦s
4140 ** Requester ID is received. Once set, this bit remains set until software writes a 1 to this location.
4141 ** 0=no unexpected Split Completion has been received.
4142 ** 1=an unexpected Split Completion has been received.
4143 ** 18 0 2 Split Completion Discarded - This bit is set when the device discards a Split Completion because the
4144 ** requester would not accept it. See Section 5.4.4 of the PCI-X Addendum to the PCI Local Bus
4145 ** Specification, Revision 1.0a for details. Once set, this bit remains set until software writes a 1 to this
4147 ** 0=no Split Completion has been discarded.
4148 ** 1=a Split Completion has been discarded.
4149 ** NOTE: The 80331 does not set this bit since there is no Inbound address responding to Inbound Read
4150 ** Requests with Split Responses (Memory or Register) that has ¡§read side effects.¡¨
4151 ** 17 1 2 80331 is a 133 MHz capable device.
4152 ** 16 1 2 or P_32BITPCI# 80331 with bridge enabled (BRG_EN=1) implements the ATU with a 64-bit interface on the secondary PCI bus,
4153 ** therefore this bit is always set.
4154 ** 80331 with no bridge and central resource disabled (BRG_EN=0, ARB_EN=0),
4155 ** use this bit to identify the add-in card to the system as 64-bit or 32-bit wide via a user-configurable strap (P_32BITPCI#).
4156 ** This strap, by default, identifies the add in card based on 80331 with bridge disabled
4157 ** as 64-bit unless the user attaches the appropriate pull-down resistor to the strap.
4158 ** 0=The bus is 32 bits wide.
4159 ** 1=The bus is 64 bits wide.
4160 ** 15:8 FFH Bus Number - This register is read for diagnostic purposes only. It indicates the number of the bus
4161 ** segment for the device containing this function. The function uses this number as part of its Requester
4162 ** ID and Completer ID. For all devices other than the source bridge, each time the function is addressed
4163 ** by a Configuration Write transaction, the function must update this register with the contents of AD[7::0]
4164 ** of the attribute phase of the Configuration Write, regardless of which register in the function is
4165 ** addressed by the transaction. The function is addressed by a Configuration Write transaction when all of
4166 ** the following are true:
4167 ** 1. The transaction uses a Configuration Write command.
4168 ** 2. IDSEL is asserted during the address phase.
4169 ** 3. AD[1::0] are 00b (Type 0 configuration transaction).
4170 ** 4. AD[10::08] of the configuration address contain the appropriate function number.
4171 ** 7:3 1FH Device Number - This register is read for diagnostic purposes only. It indicates the number of the device
4172 ** containing this function, i.e., the number in the Device Number field (AD[15::11]) of the address of a
4173 ** Type 0 configuration transaction that is assigned to the device containing this function by the connection
4174 ** of the system hardware. The system must assign a device number other than 00h (00h is reserved for
4175 ** the source bridge). The function uses this number as part of its Requester ID and Completer ID. Each
4176 ** time the function is addressed by a Configuration Write transaction, the device must update this register
4177 ** with the contents of AD[15::11] of the address phase of the Configuration Write, regardless of which
4178 ** register in the function is addressed by the transaction. The function is addressed by a Configuration
4179 ** Write transaction when all of the following are true:
4180 ** 1. The transaction uses a Configuration Write command.
4181 ** 2. IDSEL is asserted during the address phase.
4182 ** 3. AD[1::0] are 00b (Type 0 configuration transaction).
4183 ** 4. AD[10::08] of the configuration address contain the appropriate function number.
4184 ** 2:0 000 2 Function Number - This register is read for diagnostic purposes only. It indicates the number of this
4185 ** function; i.e., the number in the Function Number field (AD[10::08]) of the address of a Type 0
4186 ** configuration transaction to which this function responds. The function uses this number as part of its
4187 ** Requester ID and Completer ID.
4189 **************************************************************************
4191 #define ARCMSR_PCIX_STATUS_REG 0xE4 /*dword 0xE7,0xE6,0xE5,0xE4*/
4194 **************************************************************************
4195 ** Inbound Read Transaction
4196 ** ========================================================================
4197 ** An inbound read transaction is initiated by a PCI initiator and is targeted at either 80331 local
4198 ** memory or a 80331 memory-mapped register space. The read transaction is propagated through
4199 ** the inbound transaction queue (ITQ) and read data is returned through the inbound read queue
4201 ** When operating in the conventional PCI mode, all inbound read transactions are processed as
4202 ** delayed read transactions. When operating in the PCI-X mode, all inbound read transactions are
4203 ** processed as split transactions. The ATUs PCI interface claims the read transaction and forwards
4204 ** the read request through to the internal bus and returns the read data to the PCI bus. Data flow for
4205 ** an inbound read transaction on the PCI bus is summarized in the following statements:
4206 ** ¡E The ATU claims the PCI read transaction when the PCI address is within the inbound
4207 ** translation window defined by ATU Inbound Base Address Register (and Inbound Upper Base
4208 ** Address Register during DACs) and Inbound Limit Register.
4209 ** ¡E When operating in the conventional PCI mode, when the ITQ is currently holding transaction
4210 ** information from a previous delayed read, the current transaction information is compared to
4211 ** the previous transaction information (based on the setting of the DRC Alias bit in
4212 ** Section 3.10.39, ¡§ATU Configuration Register - ATUCR¡¨ on page 252). When there is a
4213 ** match and the data is in the IRQ, return the data to the master on the PCI bus. When there is a
4214 ** match and the data is not available, a Retry is signaled with no other action taken. When there
4215 ** is not a match and when the ITQ has less than eight entries, capture the transaction
4216 ** information, signal a Retry and initiate a delayed transaction. When there is not a match and
4217 ** when the ITQ is full, then signal a Retry with no other action taken.
4218 ** ¡X When an address parity error is detected, the address parity response defined in
4219 ** Section 3.7 is used.
4220 ** ¡E When operating in the conventional PCI mode, once read data is driven onto the PCI bus from
4221 ** the IRQ, it continues until one of the following is true:
4222 ** ¡X The initiator completes the PCI transaction. When there is data left unread in the IRQ, the
4224 ** ¡X An internal bus Target Abort was detected. In this case, the QWORD associated with the
4225 ** Target Abort is never entered into the IRQ, and therefore is never returned.
4226 ** ¡X Target Abort or a Disconnect with Data is returned in response to the Internal Bus Error.
4227 ** ¡X The IRQ becomes empty. In this case, the PCI interface signals a Disconnect with data to
4228 ** the initiator on the last data word available.
4229 ** ¡E When operating in the PCI-X mode, when ITQ is not full, the PCI address, attribute and
4230 ** command are latched into the available ITQ and a Split Response Termination is signalled to
4232 ** ¡E When operating in the PCI-X mode, when the transaction does not cross a 1024 byte aligned
4233 ** boundary, then the ATU waits until it receives the full byte count from the internal bus target
4234 ** before returning read data by generating the split completion transaction on the PCI-X bus.
4235 ** When the read requested crosses at least one 1024 byte boundary, then ATU completes the
4236 ** transfer by returning data in 1024 byte aligned chunks.
4237 ** ¡E When operating in the PCI-X mode, once a split completion transaction has started, it
4238 ** continues until one of the following is true:
4239 ** ¡X The requester (now the target) generates a Retry Termination, or a Disconnection at Next
4240 ** ADB (when the requester is a bridge)
4241 ** ¡X The byte count is satisfied.
4242 ** ¡X An internal bus Target Abort was detected. The ATU generates a Split Completion
4243 ** Message (message class=2h - completer error, and message index=81h - target abort) to
4244 ** inform the requester about the abnormal condition. The ITQ for this transaction is flushed.
4245 ** Refer to Section 3.7.1.
4246 ** ¡X An internal bus Master Abort was detected. The ATU generates a Split Completion
4247 ** Message (message class=2h - completer error, and message index=80h - Master abort) to
4248 ** inform the requester about the abnormal condition. The ITQ for this transaction is flushed.
4249 ** Refer to Section 3.7.1
4250 ** ¡E When operating in the conventional PCI mode, when the master inserts wait states on the PCI
4251 ** bus, the ATU PCI slave interface waits with no premature disconnects.
4252 ** ¡E When a data parity error occurs signified by PERR# asserted from the initiator, no action is
4253 ** taken by the target interface. Refer to Section 3.7.2.5.
4254 ** ¡E When operating in the conventional PCI mode, when the read on the internal bus is
4255 ** target-aborted, either a target-abort or a disconnect with data is signaled to the initiator. This is
4256 ** based on the ATU ECC Target Abort Enable bit (bit 0 of the ATUIMR for ATU). When set, a
4257 ** target abort is used, when clear, a disconnect is used.
4258 ** ¡E When operating in the PCI-X mode (with the exception of the MU queue ports at offsets 40h
4259 ** and 44h), when the transaction on the internal bus resulted in a target abort, the ATU generates
4260 ** a Split Completion Message (message class=2h - completer error, and message index=81h -
4261 ** internal bus target abort) to inform the requester about the abnormal condition. For the MU
4262 ** queue ports, the ATU returns either a target abort or a single data phase disconnect depending
4263 ** on the ATU ECC Target Abort Enable bit (bit 0 of the ATUIMR for ATU). The ITQ for this
4264 ** transaction is flushed. Refer to Section 3.7.1.
4265 ** ¡E When operating in the conventional PCI mode, when the transaction on the internal bus
4266 ** resulted in a master abort, the ATU returns a target abort to inform the requester about the
4267 ** abnormal condition. The ITQ for this transaction is flushed. Refer to Section 3.7.1
4268 ** ¡E When operating in the PCI-X mode, when the transaction on the internal bus resulted in a
4269 ** master abort, the ATU generates a Split Completion Message (message class=2h - completer
4270 ** error, and message index=80h - internal bus master abort) to inform the requester about the
4271 ** abnormal condition. The ITQ for this transaction is flushed. Refer to Section 3.7.1.
4272 ** ¡E When operating in the PCI-X mode, when the Split Completion transaction completes with
4273 ** either Master-Abort or Target-Abort, the requester is indicating a failure condition that
4274 ** prevents it from accepting the completion it requested. In this case, since the Split Request
4275 ** addresses a location that has no read side effects, the completer must discard the Split
4276 ** Completion and take no further action.
4277 ** The data flow for an inbound read transaction on the internal bus is summarized in the following
4279 ** ¡E The ATU internal bus master interface requests the internal bus when a PCI address appears in
4280 ** an ITQ and transaction ordering has been satisfied. When operating in the PCI-X mode the
4281 ** ATU does not use the information provided by the Relax Ordering Attribute bit. That is, ATU
4282 ** always uses conventional PCI ordering rules.
4283 ** ¡E Once the internal bus is granted, the internal bus master interface drives the translated address
4284 ** onto the bus and wait for IB_DEVSEL#. When a Retry is signaled, the request is repeated.
4285 ** When a master abort occurs, the transaction is considered complete and a target abort is loaded
4286 ** into the associated IRQ for return to the PCI initiator (transaction is flushed once the PCI
4287 ** master has been delivered the target abort).
4288 ** ¡E Once the translated address is on the bus and the transaction has been accepted, the internal
4289 ** bus target starts returning data with the assertion of IB_TRDY#. Read data is continuously
4290 ** received by the IRQ until one of the following is true:
4291 ** ¡X The full byte count requested by the ATU read request is received. The ATU internal bus
4292 ** initiator interface performs a initiator completion in this case.
4293 ** ¡X When operating in the conventional PCI mode, a Target Abort is received on the internal
4294 ** bus from the internal bus target. In this case, the transaction is aborted and the PCI side is
4296 ** ¡X When operating in the PCI-X mode, a Target Abort is received on the internal bus from
4297 ** the internal bus target. In this case, the transaction is aborted. The ATU generates a Split
4298 ** Completion Message (message class=2h - completer error, and message index=81h -
4299 ** target abort) on the PCI bus to inform the requester about the abnormal condition. The
4300 ** ITQ for this transaction is flushed.
4301 ** ¡X When operating in the conventional PCI mode, a single data phase disconnection is
4302 ** received from the internal bus target. When the data has not been received up to the next
4303 ** QWORD boundary, the ATU internal bus master interface attempts to reacquire the bus.
4304 ** When not, the bus returns to idle.
4305 ** ¡X When operating in the PCI-X mode, a single data phase disconnection is received from
4306 ** the internal bus target. The ATU IB initiator interface attempts to reacquire the bus to
4307 ** obtain remaining data.
4308 ** ¡X When operating in the conventional PCI mode, a disconnection at Next ADB is received
4309 ** from the internal bus target. The bus returns to idle.
4310 ** ¡X When operating in the PCI-X mode, a disconnection at Next ADB is received from the
4311 ** internal bus target. The ATU IB initiator interface attempts to reacquire the bus to obtain
4313 ** To support PCI Local Bus Specification, Revision 2.0 devices, the ATU can be programmed to
4314 ** ignore the memory read command (Memory Read, Memory Read Line, and Memory Read
4315 ** Multiple) when trying to match the current inbound read transaction with data in a DRC queue
4316 ** which was read previously (DRC on target bus). When the Read Command Alias Bit in the
4317 ** ATUCR register is set, the ATU does not distinguish the read commands on transactions. For
4318 ** example, the ATU enqueues a DRR with a Memory Read Multiple command and performs the read
4319 ** on the internal bus. Some time later, a PCI master attempts a Memory Read with the same address
4320 ** as the previous Memory Read Multiple. When the Read Command Bit is set, the ATU would return
4321 ** the read data from the DRC queue and consider the Delayed Read transaction complete. When the
4322 ** Read Command bit in the ATUCR was clear, the ATU would not return data since the PCI read
4323 ** commands did not match, only the address.
4324 **************************************************************************
4327 **************************************************************************
4328 ** Inbound Write Transaction
4329 **========================================================================
4330 ** An inbound write transaction is initiated by a PCI master and is targeted at either 80331 local
4331 ** memory or a 80331 memory-mapped register.
4332 ** Data flow for an inbound write transaction on the PCI bus is summarized as:
4333 ** ¡E The ATU claims the PCI write transaction when the PCI address is within the inbound
4334 ** translation window defined by the ATU Inbound Base Address Register (and Inbound Upper
4335 ** Base Address Register during DACs) and Inbound Limit Register.
4336 ** ¡E When the IWADQ has at least one address entry available and the IWQ has at least one buffer
4337 ** available, the address is captured and the first data phase is accepted.
4338 ** ¡E The PCI interface continues to accept write data until one of the following is true:
4339 ** ¡X The initiator performs a disconnect.
4340 ** ¡X The transaction crosses a buffer boundary.
4341 ** ¡E When an address parity error is detected during the address phase of the transaction, the
4342 ** address parity error mechanisms are used. Refer to Section 3.7.1 for details of the address
4343 ** parity error response.
4344 ** ¡E When operating in the PCI-X mode when an attribute parity error is detected, the attribute
4345 ** parity error mechanism described in Section 3.7.1 is used.
4346 ** ¡E When a data parity error is detected while accepting data, the slave interface sets the
4347 ** appropriate bits based on PCI specifications. No other action is taken. Refer to Section 3.7.2.6
4348 ** for details of the inbound write data parity error response.
4349 ** Once the PCI interface places a PCI address in the IWADQ, when IWQ has received data sufficient
4350 ** to cross a buffer boundary or the master disconnects on the PCI bus, the ATUs internal bus
4351 ** interface becomes aware of the inbound write. When there are additional write transactions ahead
4352 ** in the IWQ/IWADQ, the current transaction remains posted until ordering and priority have been
4353 ** satisfied (Refer to Section 3.5.3) and the transaction is attempted on the internal bus by the ATU
4354 ** internal master interface. The ATU does not insert target wait states nor do data merging on the PCI
4355 ** interface, when operating in the PCI mode.
4356 ** In the PCI-X mode memory writes are always executed as immediate transactions, while
4357 ** configuration write transactions are processed as split transactions. The ATU generates a Split
4358 ** Completion Message, (with Message class=0h - Write Completion Class and Message index =
4359 ** 00h - Write Completion Message) once a configuration write is successfully executed.
4360 ** Also, when operating in the PCI-X mode a write sequence may contain multiple write transactions.
4361 ** The ATU handles such transactions as independent transactions.
4362 ** Data flow for the inbound write transaction on the internal bus is summarized as:
4363 ** ¡E The ATU internal bus master requests the internal bus when IWADQ has at least one entry
4364 ** with associated data in the IWQ.
4365 ** ¡E When the internal bus is granted, the internal bus master interface initiates the write
4366 ** transaction by driving the translated address onto the internal bus. For details on inbound
4367 ** address translation.
4368 ** ¡E When IB_DEVSEL# is not returned, a master abort condition is signaled on the internal bus.
4369 ** The current transaction is flushed from the queue and SERR# may be asserted on the PCI
4371 ** ¡E The ATU initiator interface asserts IB_REQ64# to attempt a 64-bit transfer. When
4372 ** IB_ACK64# is not returned, a 32-bit transfer is used. Transfers of less than 64-bits use the
4373 ** IB_C/BE[7:0]# to mask the bytes not written in the 64-bit data phase. Write data is transferred
4374 ** from the IWQ to the internal bus when data is available and the internal bus interface retains
4375 ** internal bus ownership.
4376 ** ¡E The internal bus interface stops transferring data from the current transaction to the internal
4377 ** bus when one of the following conditions becomes true:
4378 ** ¡X The internal bus initiator interface loses bus ownership. The ATU internal initiator
4379 ** terminates the transfer (initiator disconnection) at the next ADB (for the internal bus ADB
4380 ** is defined as a naturally aligned 128-byte boundary) and attempt to reacquire the bus to
4381 ** complete the delivery of remaining data using the same sequence ID but with the
4382 ** modified starting address and byte count.
4383 ** ¡X A Disconnect at Next ADB is signaled on the internal bus from the internal target. When
4384 ** the transaction in the IWQ completes at that ADB, the initiator returns to idle. When the
4385 ** transaction in the IWQ is not complete, the initiator attempts to reacquire the bus to
4386 ** complete the delivery of remaining data using the same sequence ID but with the
4387 ** modified starting address and byte count.
4388 ** ¡X A Single Data Phase Disconnect is signaled on the internal bus from the internal target.
4389 ** When the transaction in the IWQ needs only a single data phase, the master returns to idle.
4390 ** When the transaction in the IWQ is not complete, the initiator attempts to reacquire the
4391 ** bus to complete the delivery of remaining data using the same sequence ID but with the
4392 ** modified starting address and byte count.
4393 ** ¡X The data from the current transaction has completed (satisfaction of byte count). An
4394 ** initiator termination is performed and the bus returns to idle.
4395 ** ¡X A Master Abort is signaled on the internal bus. SERR# may be asserted on the PCI bus.
4396 ** Data is flushed from the IWQ.
4397 *****************************************************************
4403 **************************************************************************
4404 ** Inbound Read Completions Data Parity Errors
4405 **========================================================================
4406 ** As an initiator, the ATU may encounter this error condition when operating in the PCI-X mode.
4407 ** When as the completer of a Split Read Request the ATU observes PERR# assertion during the split
4408 ** completion transaction, the ATU attempts to complete the transaction normally and no further
4410 **************************************************************************
4414 **************************************************************************
4415 ** Inbound Configuration Write Completion Message Data Parity Errors
4416 **========================================================================
4417 ** As an initiator, the ATU may encounter this error condition when operating in the PCI-X mode.
4418 ** When as the completer of a Configuration (Split) Write Request the ATU observes PERR#
4419 ** assertion during the split completion transaction, the ATU attempts to complete the transaction
4420 ** normally and no further action is taken.
4421 **************************************************************************
4425 **************************************************************************
4426 ** Inbound Read Request Data Parity Errors
4427 **===================== Immediate Data Transfer ==========================
4428 ** As a target, the ATU may encounter this error when operating in the Conventional PCI or PCI-X modes.
4429 ** Inbound read data parity errors occur when read data delivered from the IRQ is detected as having
4430 ** bad parity by the initiator of the transaction who is receiving the data. The initiator may optionally
4431 ** report the error to the system by asserting PERR#. As a target device in this scenario, no action is
4432 ** required and no error bits are set.
4433 **=====================Split Response Termination=========================
4434 ** As a target, the ATU may encounter this error when operating in the PCI-X mode.
4435 ** Inbound read data parity errors occur during the Split Response Termination. The initiator may
4436 ** optionally report the error to the system by asserting PERR#. As a target device in this scenario, no
4437 ** action is required and no error bits are set.
4438 **************************************************************************
4442 **************************************************************************
4443 ** Inbound Write Request Data Parity Errors
4444 **========================================================================
4445 ** As a target, the ATU may encounter this error when operating in the Conventional or PCI-X modes.
4446 ** Data parity errors occurring during write operations received by the ATU may assert PERR# on
4447 ** the PCI Bus. When an error occurs, the ATU continues accepting data until the initiator of the write
4448 ** transaction completes or a queue fill condition is reached. Specifically, the following actions with
4449 ** the given constraints are taken by the ATU:
4450 ** ¡E PERR# is asserted two clocks cycles (three clock cycles when operating in the PCI-X mode)
4451 ** following the data phase in which the data parity error is detected on the bus. This is only
4452 ** done when the Parity Error Response bit in the ATUCMD is set.
4453 ** ¡E The Detected Parity Error bit in the ATUSR is set. When the ATU sets this bit, additional
4454 ** actions is taken:
4455 ** ¡X When the ATU Detected Parity Error Interrupt Mask bit in the ATUIMR is clear, set the
4456 ** Detected Parity Error bit in the ATUISR. When set, no action.
4457 ***************************************************************************
4462 ***************************************************************************
4463 ** Inbound Configuration Write Request
4464 ** =====================================================================
4465 ** As a target, the ATU may encounter this error when operating in the Conventional or PCI-X modes.
4466 ** ===============================================
4467 ** Conventional PCI Mode
4468 ** ===============================================
4469 ** To allow for correct data parity calculations for delayed write transactions, the ATU delays the
4470 ** assertion of STOP# (signalling a Retry) until PAR is driven by the master. A parity error during a
4471 ** delayed write transaction (inbound configuration write cycle) can occur in any of the following
4472 ** parts of the transactions:
4473 ** ¡E During the initial Delayed Write Request cycle on the PCI bus when the ATU latches the
4474 ** address/command and data for delayed delivery to the internal configuration register.
4475 ** ¡E During the Delayed Write Completion cycle on the PCI bus when the ATU delivers the status
4476 ** of the operation back to the original master.
4477 ** The 80331 ATU PCI interface has the following responses to a delayed write parity error for
4478 ** inbound transactions during Delayed Write Request cycles with the given constraints:
4479 ** ¡E When the Parity Error Response bit in the ATUCMD is set, the ATU asserts TRDY#
4480 ** (disconnects with data) and two clock cycles later asserts PERR# notifying the initiator of the
4481 ** parity error. The delayed write cycle is not enqueued and forwarded to the internal bus.
4482 ** When the Parity Error Response bit in the ATUCMD is cleared, the ATU retries the
4483 ** transaction by asserting STOP# and enqueues the Delayed Write Request cycle to be
4484 ** forwarded to the internal bus. PERR# is not asserted.
4485 ** ¡E The Detected Parity Error bit in the ATUSR is set. When the ATU sets this bit, additional
4486 ** actions is taken:
4487 ** ¡X When the ATU Detected Parity Error Interrupt Mask bit in the ATUIMR is clear, set the
4488 ** Detected Parity Error bit in the ATUISR. When set, no action.
4489 ** For the original write transaction to be completed, the initiator retries the transaction on the PCI
4490 ** bus and the ATU returns the status from the internal bus, completing the transaction.
4491 ** For the Delayed Write Completion transaction on the PCI bus where a data parity error occurs and
4492 ** therefore does not agree with the status being returned from the internal bus (i.e. status being
4493 ** returned is normal completion) the ATU performs the following actions with the given constraints:
4494 ** ¡E When the Parity Error Response Bit is set in the ATUCMD, the ATU asserts TRDY#
4495 ** (disconnects with data) and two clocks later asserts PERR#. The Delayed Completion cycle in
4496 ** the IDWQ remains since the data of retried command did not match the data within the queue.
4497 ** ¡E The Detected Parity Error bit in the ATUSR is set. When the ATU sets this bit, additional
4498 ** actions is taken:
4499 ** ¡X When the ATU Detected Parity Error Interrupt Mask bit in the ATUIMR is clear, set the
4500 ** Detected Parity Error bit in the ATUISR. When set, no action.
4501 ** ===================================================
4503 ** ===================================================
4504 ** Data parity errors occurring during configuration write operations received by the ATU may cause
4505 ** PERR# assertion and delivery of a Split Completion Error Message on the PCI Bus. When an error
4506 ** occurs, the ATU accepts the write data and complete with a Split Response Termination.
4507 ** Specifically, the following actions with the given constraints are then taken by the ATU:
4508 ** ¡E When the Parity Error Response bit in the ATUCMD is set, PERR# is asserted three clocks
4509 ** cycles following the Split Response Termination in which the data parity error is detected on
4510 ** the bus. When the ATU asserts PERR#, additional actions is taken:
4511 ** ¡X A Split Write Data Parity Error message (with message class=2h - completer error and
4512 ** message index=01h - Split Write Data Parity Error) is initiated by the ATU on the PCI bus
4513 ** that addresses the requester of the configuration write.
4514 ** ¡X When the Initiated Split Completion Error Message Interrupt Mask in the ATUIMR is
4515 ** clear, set the Initiated Split Completion Error Message bit in the ATUISR. When set, no
4517 ** ¡X The Split Write Request is not enqueued and forwarded to the internal bus.
4518 ** ¡E The Detected Parity Error bit in the ATUSR is set. When the ATU sets this bit, additional
4519 ** actions is taken:
4520 ** ¡X When the ATU Detected Parity Error Interrupt Mask bit in the ATUIMR is clear, set the
4521 ** Detected Parity Error bit in the ATUISR. When set, no action.
4523 ***************************************************************************
4527 ***************************************************************************
4528 ** Split Completion Messages
4529 ** =======================================================================
4530 ** As a target, the ATU may encounter this error when operating in the PCI-X mode.
4531 ** Data parity errors occurring during Split Completion Messages claimed by the ATU may assert
4532 ** PERR# (when enabled) or SERR# (when enabled) on the PCI Bus. When an error occurs, the
4533 ** ATU accepts the data and complete normally. Specifically, the following actions with the given
4534 ** constraints are taken by the ATU:
4535 ** ¡E PERR# is asserted three clocks cycles following the data phase in which the data parity error
4536 ** is detected on the bus. This is only done when the Parity Error Response bit in the ATUCMD
4537 ** is set. When the ATU asserts PERR#, additional actions is taken:
4538 ** ¡X The Master Parity Error bit in the ATUSR is set.
4539 ** ¡X When the ATU PCI Master Parity Error Interrupt Mask Bit in the ATUIMR is clear, set the
4540 ** PCI Master Parity Error bit in the ATUISR. When set, no action.
4541 ** ¡X When the SERR# Enable bit in the ATUCMD is set, and the Data Parity Error Recover
4542 ** Enable bit in the PCIXCMD register is clear, assert SERR#; otherwise no action is taken.
4543 ** When the ATU asserts SERR#, additional actions is taken:
4544 ** Set the SERR# Asserted bit in the ATUSR.
4545 ** When the ATU SERR# Asserted Interrupt Mask Bit in the ATUIMR is clear, set the
4546 ** SERR# Asserted bit in the ATUISR. When set, no action.
4547 ** When the ATU SERR# Detected Interrupt Enable Bit in the ATUCR is set, set the
4548 ** SERR# Detected bit in the ATUISR. When clear, no action.
4549 ** ¡E When the SCE bit (Split Completion Error -- bit 30 of the Completer Attributes) is set during
4550 ** the Attribute phase, the Received Split Completion Error Message bit in the PCIXSR is set.
4551 ** When the ATU sets this bit, additional actions is taken:
4552 ** ¡X When the ATU Received Split Completion Error Message Interrupt Mask bit in the
4553 ** ATUIMR is clear, set the Received Split Completion Error Message bit in the ATUISR.
4554 ** When set, no action.
4555 ** ¡E The Detected Parity Error bit in the ATUSR is set. When the ATU sets this bit, additional
4556 ** actions is taken:
4557 ** ¡X When the ATU Detected Parity Error Interrupt Mask bit in the ATUIMR is clear, set the
4558 ** Detected Parity Error bit in the ATUISR. When set, no action.
4559 ** ¡E The transaction associated with the Split Completion Message is discarded.
4560 ** ¡E When the discarded transaction was a read, a completion error message (with message
4561 ** class=2h - completer error and message index=82h - PCI bus read parity error) is generated on
4562 ** the internal bus of the 80331.
4563 *****************************************************************************
4568 ******************************************************************************************************
4569 ** Messaging Unit (MU) of the Intel R 80331 I/O processor (80331)
4570 ** ==================================================================================================
4571 ** The Messaging Unit (MU) transfers data between the PCI system and the 80331
4572 ** notifies the respective system when new data arrives.
4573 ** The PCI window for messaging transactions is always the first 4 Kbytes of the inbound translation.
4574 ** window defined by:
4575 ** 1.Inbound ATU Base Address Register 0 (IABAR0)
4576 ** 2.Inbound ATU Limit Register 0 (IALR0)
4577 ** All of the Messaging Unit errors are reported in the same manner as ATU errors.
4578 ** Error conditions and status can be found in :
4581 **====================================================================================================
4582 ** Mechanism Quantity Assert PCI Interrupt Signals Generate I/O Processor Interrupt
4583 **----------------------------------------------------------------------------------------------------
4584 ** Message Registers 2 Inbound Optional Optional
4586 **----------------------------------------------------------------------------------------------------
4587 ** Doorbell Registers 1 Inbound Optional Optional
4589 **----------------------------------------------------------------------------------------------------
4590 ** Circular Queues 4 Circular Queues Under certain conditions Under certain conditions
4591 **----------------------------------------------------------------------------------------------------
4592 ** Index Registers 1004 32-bit Memory Locations No Optional
4593 **====================================================================================================
4594 ** PCI Memory Map: First 4 Kbytes of the ATU Inbound PCI Address Space
4595 **====================================================================================================
4600 **------------------------------------------------------------------------
4601 ** 0010H Inbound Message Register 0 ]
4602 ** 0014H Inbound Message Register 1 ]
4603 ** 0018H Outbound Message Register 0 ]
4604 ** 001CH Outbound Message Register 1 ] 4 Message Registers
4605 **------------------------------------------------------------------------
4606 ** 0020H Inbound Doorbell Register ]
4607 ** 0024H Inbound Interrupt Status Register ]
4608 ** 0028H Inbound Interrupt Mask Register ]
4609 ** 002CH Outbound Doorbell Register ]
4610 ** 0030H Outbound Interrupt Status Register ]
4611 ** 0034H Outbound Interrupt Mask Register ] 2 Doorbell Registers and 4 Interrupt Registers
4612 **------------------------------------------------------------------------
4615 **------------------------------------------------------------------------
4616 ** 0040H Inbound Queue Port ]
4617 ** 0044H Outbound Queue Port ] 2 Queue Ports
4618 **------------------------------------------------------------------------
4621 **------------------------------------------------------------------------
4624 ** : Intel Xscale Microarchitecture Local Memory ]
4626 ** 0FFCH ] 1004 Index Registers
4627 *******************************************************************************
4630 *****************************************************************************
4631 ** Theory of MU Operation
4632 *****************************************************************************
4633 **--------------------
4634 ** inbound_msgaddr0:
4635 ** inbound_msgaddr1:
4636 ** outbound_msgaddr0:
4637 ** outbound_msgaddr1:
4638 ** . The MU has four independent messaging mechanisms.
4639 ** There are four Message Registers that are similar to a combination of mailbox and doorbell registers.
4640 ** Each holds a 32-bit value and generates an interrupt when written.
4641 **--------------------
4642 ** inbound_doorbell:
4643 ** outbound_doorbell:
4644 ** . The two Doorbell Registers support software interrupts.
4645 ** When a bit is set in a Doorbell Register, an interrupt is generated.
4646 **--------------------
4647 ** inbound_queueport:
4648 ** outbound_queueport:
4651 ** . The Circular Queues support a message passing scheme that uses 4 circular queues.
4652 ** The 4 circular queues are implemented in 80331 local memory.
4653 ** Two queues are used for inbound messages and two are used for outbound messages.
4654 ** Interrupts may be generated when the queue is written.
4655 **--------------------
4656 ** local_buffer 0x0050 ....0x0FFF
4657 ** . The Index Registers use a portion of the 80331 local memory to implement a large set of message registers.
4658 ** When one of the Index Registers is written, an interrupt is generated and the address of the register written is captured.
4659 ** Interrupt status for all interrupts is recorded in the Inbound Interrupt Status Register and the Outbound Interrupt Status Register.
4660 ** Each interrupt generated by the Messaging Unit can be masked.
4661 **--------------------
4662 ** . Multi-DWORD PCI burst accesses are not supported by the Messaging Unit,
4663 ** with the exception of Multi-DWORD reads to the index registers.
4664 ** In Conventional mode: the MU terminates Multi-DWORD PCI transactions
4665 ** (other than index register reads) with a disconnect at the next Qword boundary, with the exception of queue ports.
4666 ** In PCI-X mode : the MU terminates a Multi-DWORD PCI read transaction with a Split Response
4667 ** and the data is returned through split completion transaction(s).
4668 ** however, when the burst request crosses into or through the range of offsets 40h to 4Ch
4669 ** (e.g., this includes the queue ports) the transaction is signaled target-abort immediately on the PCI bus.
4670 ** In PCI-X mode, Multi-DWORD PCI writes is signaled a Single-Data-Phase Disconnect
4671 ** which means that no data beyond the first Qword (Dword when the MU does not assert P_ACK64#) is written.
4672 **--------------------
4673 ** . All registers needed to configure and control the Messaging Unit are memory-mapped registers.
4674 ** The MU uses the first 4 Kbytes of the inbound translation window in the Address Translation Unit (ATU).
4675 ** This PCI address window is used for PCI transactions that access the 80331 local memory.
4676 ** The PCI address of the inbound translation window is contained in the Inbound ATU Base Address Register.
4677 **--------------------
4678 ** . From the PCI perspective, the Messaging Unit is part of the Address Translation Unit.
4679 ** The Messaging Unit uses the PCI configuration registers of the ATU for control and status information.
4680 ** The Messaging Unit must observe all PCI control bits in the ATU Command Register and ATU Configuration Register.
4681 ** The Messaging Unit reports all PCI errors in the ATU Status Register.
4682 **--------------------
4683 ** . Parts of the Messaging Unit can be accessed as a 64-bit PCI device.
4684 ** The register interface, message registers, doorbell registers,
4685 ** and index registers returns a P_ACK64# in response to a P_REQ64# on the PCI interface.
4686 ** Up to 1 Qword of data can be read or written per transaction (except Index Register reads).
4687 ** The Inbound and Outbound Queue Ports are always 32-bit addresses and the MU does not assert P_ACK64# to offsets 40H and 44H.
4688 **************************************************************************
4691 **************************************************************************
4692 ** Message Registers
4693 ** ==============================
4694 ** . Messages can be sent and received by the 80331 through the use of the Message Registers.
4695 ** . When written, the message registers may cause an interrupt to be generated to either the Intel XScale core or the host processor.
4696 ** . Inbound messages are sent by the host processor and received by the 80331.
4697 ** Outbound messages are sent by the 80331 and received by the host processor.
4698 ** . The interrupt status for outbound messages is recorded in the Outbound Interrupt Status Register.
4699 ** Interrupt status for inbound messages is recorded in the Inbound Interrupt Status Register.
4701 ** Inbound Messages:
4702 ** -----------------
4703 ** . When an inbound message register is written by an external PCI agent, an interrupt may be generated to the Intel XScale core.
4704 ** . The interrupt may be masked by the mask bits in the Inbound Interrupt Mask Register.
4705 ** . The Intel XScale core interrupt is recorded in the Inbound Interrupt Status Register.
4706 ** The interrupt causes the Inbound Message Interrupt bit to be set in the Inbound Interrupt Status Register.
4707 ** This is a Read/Clear bit that is set by the MU hardware and cleared by software.
4708 ** The interrupt is cleared when the Intel XScale core writes a value of
4709 ** 1 to the Inbound Message Interrupt bit in the Inbound Interrupt Status Register.
4710 ** ------------------------------------------------------------------------
4711 ** Inbound Message Register - IMRx
4713 ** . There are two Inbound Message Registers: IMR0 and IMR1.
4714 ** . When the IMR register is written, an interrupt to the Intel XScale core may be generated.
4715 ** The interrupt is recorded in the Inbound Interrupt Status Register and may be masked
4716 ** by the Inbound Message Interrupt Mask bit in the Inbound Interrupt Mask Register.
4717 ** -----------------------------------------------------------------
4718 ** Bit Default Description
4719 ** 31:00 0000 0000H Inbound Message - This is a 32-bit message written by an external PCI agent.
4720 ** When written, an interrupt to the Intel XScale core may be generated.
4721 **************************************************************************
4723 #define ARCMSR_MU_INBOUND_MESSAGE_REG0 0x10 /*dword 0x13,0x12,0x11,0x10*/
4724 #define ARCMSR_MU_INBOUND_MESSAGE_REG1 0x14 /*dword 0x17,0x16,0x15,0x14*/
4726 **************************************************************************
4727 ** Outbound Message Register - OMRx
4728 ** --------------------------------
4729 ** There are two Outbound Message Registers: OMR0 and OMR1. When the OMR register is
4730 ** written, a PCI interrupt may be generated. The interrupt is recorded in the Outbound Interrupt
4731 ** Status Register and may be masked by the Outbound Message Interrupt Mask bit in the Outbound
4732 ** Interrupt Mask Register.
4734 ** Bit Default Description
4735 ** 31:00 00000000H Outbound Message - This is 32-bit message written by the Intel XScale core. When written, an
4736 ** interrupt may be generated on the PCI Interrupt pin determined by the ATU Interrupt Pin Register.
4737 **************************************************************************
4739 #define ARCMSR_MU_OUTBOUND_MESSAGE_REG0 0x18 /*dword 0x1B,0x1A,0x19,0x18*/
4740 #define ARCMSR_MU_OUTBOUND_MESSAGE_REG1 0x1C /*dword 0x1F,0x1E,0x1D,0x1C*/
4742 **************************************************************************
4743 ** Doorbell Registers
4744 ** ==============================
4745 ** There are two Doorbell Registers:
4746 ** Inbound Doorbell Register
4747 ** Outbound Doorbell Register
4748 ** The Inbound Doorbell Register allows external PCI agents to generate interrupts to the Intel R XScale core.
4749 ** The Outbound Doorbell Register allows the Intel R XScale core to generate a PCI interrupt.
4750 ** Both Doorbell Registers may generate interrupts whenever a bit in the register is set.
4752 ** Inbound Doorbells:
4753 ** ------------------
4754 ** . When the Inbound Doorbell Register is written by an external PCI agent, an interrupt may be generated to the Intel R XScale core.
4755 ** An interrupt is generated when any of the bits in the doorbell register is written to a value of 1.
4756 ** Writing a value of 0 to any bit does not change the value of that bit and does not cause an interrupt to be generated.
4757 ** . Once a bit is set in the Inbound Doorbell Register, it cannot be cleared by any external PCI agent.
4758 ** The interrupt is recorded in the Inbound Interrupt Status Register.
4759 ** . The interrupt may be masked by the Inbound Doorbell Interrupt mask bit in the Inbound Interrupt Mask Register.
4760 ** When the mask bit is set for a particular bit, no interrupt is generated for that bit.
4761 ** The Inbound Interrupt Mask Register affects only the generation of the normal messaging unit interrupt
4762 ** and not the values written to the Inbound Doorbell Register.
4763 ** One bit in the Inbound Doorbell Register is reserved for an Error Doorbell interrupt.
4764 ** . The interrupt is cleared when the Intel R XScale core writes a value of 1 to the bits in the Inbound Doorbell Register that are set.
4765 ** Writing a value of 0 to any bit does not change the value of that bit and does not clear the interrupt.
4766 ** ------------------------------------------------------------------------
4767 ** Inbound Doorbell Register - IDR
4769 ** . The Inbound Doorbell Register (IDR) is used to generate interrupts to the Intel XScale core.
4770 ** . Bit 31 is reserved for generating an Error Doorbell interrupt.
4771 ** When bit 31 is set, an Error interrupt may be generated to the Intel XScale core.
4772 ** All other bits, when set, cause the Normal Messaging Unit interrupt line of the Intel XScale core to be asserted,
4773 ** when the interrupt is not masked by the Inbound Doorbell Interrupt Mask bit in the Inbound Interrupt Mask Register.
4774 ** The bits in the IDR register can only be set by an external PCI agent and can only be cleared by the Intel XScale core.
4775 ** ------------------------------------------------------------------------
4776 ** Bit Default Description
4777 ** 31 0 2 Error Interrupt - Generate an Error Interrupt to the Intel XScale core.
4778 ** 30:00 00000000H Normal Interrupt - When any bit is set, generate a Normal interrupt to the Intel XScale core.
4779 ** When all bits are clear, do not generate a Normal Interrupt.
4780 **************************************************************************
4782 #define ARCMSR_MU_INBOUND_DOORBELL_REG 0x20 /*dword 0x23,0x22,0x21,0x20*/
4784 **************************************************************************
4785 ** Inbound Interrupt Status Register - IISR
4787 ** . The Inbound Interrupt Status Register (IISR) contains hardware interrupt status.
4788 ** It records the status of Intel XScale core interrupts generated by the Message Registers, Doorbell Registers, and the Circular Queues.
4789 ** All interrupts are routed to the Normal Messaging Unit interrupt input of the Intel XScale core,
4790 ** except for the Error Doorbell Interrupt and the Outbound Free Queue Full interrupt;
4791 ** these two are routed to the Messaging Unit Error interrupt input.
4792 ** The generation of interrupts recorded in the Inbound Interrupt Status Register
4793 ** may be masked by setting the corresponding bit in the Inbound Interrupt Mask Register.
4794 ** Some of the bits in this register are Read Only.
4795 ** For those bits, the interrupt must be cleared through another register.
4797 ** Bit Default Description
4798 ** 31:07 0000000H 0 2 Reserved
4799 ** 06 0 2 Index Register Interrupt - This bit is set by the MU hardware
4800 ** when an Index Register has been written after a PCI transaction.
4801 ** 05 0 2 Outbound Free Queue Full Interrupt - This bit is set
4802 ** when the Outbound Free Head Pointer becomes equal to the Tail Pointer and the queue is full.
4803 ** An Error interrupt is generated for this condition.
4804 ** 04 0 2 Inbound Post Queue Interrupt - This bit is set by the MU hardware when the Inbound Post Queue has been written.
4805 ** Once cleared, an interrupt does NOT be generated
4806 ** when the head and tail pointers remain unequal (i.e. queue status is Not Empty).
4807 ** Therefore, when software leaves any unprocessed messages in the post queue when the interrupt is cleared,
4808 ** software must retain the information that the Inbound Post queue status is not empty.
4809 ** NOTE: This interrupt is provided with dedicated support in the 80331 Interrupt Controller.
4810 ** 03 0 2 Error Doorbell Interrupt - This bit is set when the Error Interrupt of the Inbound Doorbell Register is set.
4811 ** To clear this bit (and the interrupt), the Error Interrupt bit of the Inbound Doorbell Register must be clear.
4812 ** 02 0 2 Inbound Doorbell Interrupt - This bit is set when at least one
4813 ** Normal Interrupt bit in the Inbound Doorbell Register is set.
4814 ** To clear this bit (and the interrupt), the Normal Interrupt bits in the Inbound Doorbell Register must all be clear.
4815 ** 01 0 2 Inbound Message 1 Interrupt - This bit is set by the MU hardware when the Inbound Message 1 Register has been written.
4816 ** 00 0 2 Inbound Message 0 Interrupt - This bit is set by the MU hardware when the Inbound Message 0 Register has been written.
4817 **************************************************************************
4819 #define ARCMSR_MU_INBOUND_INTERRUPT_STATUS_REG 0x24 /*dword 0x27,0x26,0x25,0x24*/
4820 #define ARCMSR_MU_INBOUND_INDEX_INT 0x40
4821 #define ARCMSR_MU_INBOUND_QUEUEFULL_INT 0x20
4822 #define ARCMSR_MU_INBOUND_POSTQUEUE_INT 0x10
4823 #define ARCMSR_MU_INBOUND_ERROR_DOORBELL_INT 0x08
4824 #define ARCMSR_MU_INBOUND_DOORBELL_INT 0x04
4825 #define ARCMSR_MU_INBOUND_MESSAGE1_INT 0x02
4826 #define ARCMSR_MU_INBOUND_MESSAGE0_INT 0x01
4828 **************************************************************************
4829 ** Inbound Interrupt Mask Register - IIMR
4831 ** . The Inbound Interrupt Mask Register (IIMR) provides the ability to mask Intel XScale core interrupts generated by the Messaging Unit.
4832 ** Each bit in the Mask register corresponds to an interrupt bit in the Inbound Interrupt Status Register.
4833 ** Setting or clearing bits in this register does not affect the Inbound Interrupt Status Register.
4834 ** They only affect the generation of the Intel XScale core interrupt.
4835 ** ------------------------------------------------------------------------
4836 ** Bit Default Description
4837 ** 31:07 000000H 0 2 Reserved
4838 ** 06 0 2 Index Register Interrupt Mask - When set, this bit masks the interrupt generated by the MU hardware
4839 ** when an Index Register has been written after a PCI transaction.
4840 ** 05 0 2 Outbound Free Queue Full Interrupt Mask - When set, this bit masks the Error interrupt generated
4841 ** when the Outbound Free Head Pointer becomes equal to the Tail Pointer and the queue is full.
4842 ** 04 0 2 Inbound Post Queue Interrupt Mask - When set, this bit masks the interrupt generated
4843 ** by the MU hardware when the Inbound Post Queue has been written.
4844 ** 03 0 2 Error Doorbell Interrupt Mask - When set, this bit masks the Error Interrupt
4845 ** when the Error Interrupt bit of the Inbound Doorbell Register is set.
4846 ** 02 0 2 Inbound Doorbell Interrupt Mask - When set, this bit masks the interrupt generated
4847 ** when at least one Normal Interrupt bit in the Inbound Doorbell Register is set.
4848 ** 01 0 2 Inbound Message 1 Interrupt Mask - When set, this bit masks the Inbound Message 1
4849 ** Interrupt generated by a write to the Inbound Message 1 Register.
4850 ** 00 0 2 Inbound Message 0 Interrupt Mask - When set,
4851 ** this bit masks the Inbound Message 0 Interrupt generated by a write to the Inbound Message 0 Register.
4852 **************************************************************************
4854 #define ARCMSR_MU_INBOUND_INTERRUPT_MASK_REG 0x28 /*dword 0x2B,0x2A,0x29,0x28*/
4855 #define ARCMSR_MU_INBOUND_INDEX_INTMASKENABLE 0x40
4856 #define ARCMSR_MU_INBOUND_QUEUEFULL_INTMASKENABLE 0x20
4857 #define ARCMSR_MU_INBOUND_POSTQUEUE_INTMASKENABLE 0x10
4858 #define ARCMSR_MU_INBOUND_DOORBELL_ERROR_INTMASKENABLE 0x08
4859 #define ARCMSR_MU_INBOUND_DOORBELL_INTMASKENABLE 0x04
4860 #define ARCMSR_MU_INBOUND_MESSAGE1_INTMASKENABLE 0x02
4861 #define ARCMSR_MU_INBOUND_MESSAGE0_INTMASKENABLE 0x01
4863 **************************************************************************
4864 ** Outbound Doorbell Register - ODR
4866 ** The Outbound Doorbell Register (ODR) allows software interrupt generation. It allows the Intel
4867 ** XScale core to generate PCI interrupts to the host processor by writing to this register. The
4868 ** generation of PCI interrupts through the Outbound Doorbell Register may be masked by setting the
4869 ** Outbound Doorbell Interrupt Mask bit in the Outbound Interrupt Mask Register.
4870 ** The Software Interrupt bits in this register can only be set by the Intel XScale core and can only
4871 ** be cleared by an external PCI agent.
4872 ** ----------------------------------------------------------------------
4873 ** Bit Default Description
4877 ** 28 0000 0000H PCI Interrupt - When set, this bit causes the P_INTC# interrupt output
4878 ** (P_INTA# with BRG_EN and ARB_EN straps low)
4879 ** signal to be asserted or a Message-signaled Interrupt is generated (when enabled).
4880 ** When this bit is cleared, the P_INTC# interrupt output
4881 ** (P_INTA# with BRG_EN and ARB_EN straps low)
4882 ** signal is deasserted.
4883 ** 27:00 000 0000H Software Interrupts - When any bit is set the P_INTC# interrupt output
4884 ** (P_INTA# with BRG_EN and ARB_EN straps low)
4885 ** signal is asserted or a Message-signaled Interrupt is generated (when enabled).
4886 ** When all bits are cleared, the P_INTC# interrupt output (P_INTA# with BRG_EN and ARB_EN straps low)
4887 ** signal is deasserted.
4888 **************************************************************************
4890 #define ARCMSR_MU_OUTBOUND_DOORBELL_REG 0x2C /*dword 0x2F,0x2E,0x2D,0x2C*/
4892 **************************************************************************
4893 ** Outbound Interrupt Status Register - OISR
4895 ** The Outbound Interrupt Status Register (OISR) contains hardware interrupt status. It records the
4896 ** status of PCI interrupts generated by the Message Registers, Doorbell Registers, and the Circular
4897 ** Queues. The generation of PCI interrupts recorded in the Outbound Interrupt Status Register may
4898 ** be masked by setting the corresponding bit in the Outbound Interrupt Mask Register. Some of the
4899 ** bits in this register are Read Only. For those bits, the interrupt must be cleared through another
4901 ** ----------------------------------------------------------------------
4902 ** Bit Default Description
4903 ** 31:05 000000H 000 2 Reserved
4904 ** 04 0 2 PCI Interrupt - This bit is set when the PCI Interrupt bit (bit 28) is set in the Outbound Doorbell Register.
4905 ** To clear this bit (and the interrupt), the PCI Interrupt bit must be cleared.
4906 ** 03 0 2 Outbound Post Queue Interrupt - This bit is set when data in the prefetch buffer is valid. This bit is
4907 ** cleared when any prefetch data has been read from the Outbound Queue Port.
4908 ** 02 0 2 Outbound Doorbell Interrupt - This bit is set when at least one Software Interrupt bit in the Outbound
4909 ** Doorbell Register is set. To clear this bit (and the interrupt), the Software Interrupt bits in the Outbound
4910 ** Doorbell Register must all be clear.
4911 ** 01 0 2 Outbound Message 1 Interrupt - This bit is set by the MU when the Outbound Message 1 Register is
4912 ** written. Clearing this bit clears the interrupt.
4913 ** 00 0 2 Outbound Message 0 Interrupt - This bit is set by the MU when the Outbound Message 0 Register is
4914 ** written. Clearing this bit clears the interrupt.
4915 **************************************************************************
4917 #define ARCMSR_MU_OUTBOUND_INTERRUPT_STATUS_REG 0x30 /*dword 0x33,0x32,0x31,0x30*/
4918 #define ARCMSR_MU_OUTBOUND_PCI_INT 0x10
4919 #define ARCMSR_MU_OUTBOUND_POSTQUEUE_INT 0x08
4920 #define ARCMSR_MU_OUTBOUND_DOORBELL_INT 0x04
4921 #define ARCMSR_MU_OUTBOUND_MESSAGE1_INT 0x02
4922 #define ARCMSR_MU_OUTBOUND_MESSAGE0_INT 0x01
4924 **************************************************************************
4925 ** Outbound Interrupt Mask Register - OIMR
4926 ** The Outbound Interrupt Mask Register (OIMR) provides the ability to mask outbound PCI
4927 ** interrupts generated by the Messaging Unit. Each bit in the mask register corresponds to a
4928 ** hardware interrupt bit in the Outbound Interrupt Status Register. When the bit is set, the PCI
4929 ** interrupt is not generated. When the bit is clear, the interrupt is allowed to be generated.
4930 ** Setting or clearing bits in this register does not affect the Outbound Interrupt Status Register. They
4931 ** only affect the generation of the PCI interrupt.
4932 ** ----------------------------------------------------------------------
4933 ** Bit Default Description
4934 ** 31:05 000000H Reserved
4935 ** 04 0 2 PCI Interrupt Mask - When set, this bit masks the interrupt generation when the PCI Interrupt bit (bit 28)
4936 ** in the Outbound Doorbell Register is set.
4937 ** 03 0 2 Outbound Post Queue Interrupt Mask - When set, this bit masks the interrupt generated when data in
4938 ** the prefetch buffer is valid.
4939 ** 02 0 2 Outbound Doorbell Interrupt Mask - When set, this bit masks the interrupt generated by the Outbound
4940 ** Doorbell Register.
4941 ** 01 0 2 Outbound Message 1 Interrupt Mask - When set, this bit masks the Outbound Message 1 Interrupt
4942 ** generated by a write to the Outbound Message 1 Register.
4943 ** 00 0 2 Outbound Message 0 Interrupt Mask- When set, this bit masks the Outbound Message 0 Interrupt
4944 ** generated by a write to the Outbound Message 0 Register.
4945 **************************************************************************
4947 #define ARCMSR_MU_OUTBOUND_INTERRUPT_MASK_REG 0x34 /*dword 0x37,0x36,0x35,0x34*/
4948 #define ARCMSR_MU_OUTBOUND_PCI_INTMASKENABLE 0x10
4949 #define ARCMSR_MU_OUTBOUND_POSTQUEUE_INTMASKENABLE 0x08
4950 #define ARCMSR_MU_OUTBOUND_DOORBELL_INTMASKENABLE 0x04
4951 #define ARCMSR_MU_OUTBOUND_MESSAGE1_INTMASKENABLE 0x02
4952 #define ARCMSR_MU_OUTBOUND_MESSAGE0_INTMASKENABLE 0x01
4953 #define ARCMSR_MU_OUTBOUND_ALL_INTMASKENABLE 0x1F
4955 **************************************************************************
4957 **************************************************************************
4959 #define ARCMSR_MU_INBOUND_QUEUE_PORT_REG 0x40 /*dword 0x43,0x42,0x41,0x40*/
4960 #define ARCMSR_MU_OUTBOUND_QUEUE_PORT_REG 0x44 /*dword 0x47,0x46,0x45,0x44*/
4962 **************************************************************************
4964 ** ======================================================================
4965 ** The MU implements four circular queues. There are 2 inbound queues and 2 outbound queues. In
4966 ** this case, inbound and outbound refer to the direction of the flow of posted messages.
4967 ** Inbound messages are either:
4968 ** ¡E posted messages by other processors for the Intel XScale core to process or
4969 ** ¡E free (or empty) messages that can be reused by other processors.
4970 ** Outbound messages are either:
4971 ** ¡E posted messages by the Intel XScale core for other processors to process or
4972 ** ¡E free (or empty) messages that can be reused by the Intel XScale core.
4973 ** Therefore, free inbound messages flow away from the 80331 and free outbound messages flow toward the 80331.
4974 ** The four Circular Queues are used to pass messages in the following manner.
4975 ** . The two inbound queues are used to handle inbound messages
4976 ** and the two outbound queues are used to handle outbound messages.
4977 ** . One of the inbound queues is designated the Free queue and it contains inbound free messages.
4978 ** The other inbound queue is designated the Post queue and it contains inbound posted messages.
4979 ** Similarly, one of the outbound queues is designated the Free queue and the other outbound queue is designated the Post queue.
4981 ** =============================================================================================================
4982 ** Circular Queue Summary
4983 ** _____________________________________________________________________________________________________________
4984 ** | Queue Name | Purpose | Action on PCI Interface|
4985 ** |______________________|____________________________________________________________|_________________________|
4986 ** |Inbound Post Queue | Queue for inbound messages from other processors | Written |
4987 ** | | waiting to be processed by the 80331 | |
4988 ** |Inbound Free Queue | Queue for empty inbound messages from the 80331 | Read |
4989 ** | | available for use by other processors | |
4990 ** |Outbound Post Queue | Queue for outbound messages from the 80331 | Read |
4991 ** | | that are being posted to the other processors | |
4992 ** |Outbound Free Queue | Queue for empty outbound messages from other processors | Written |
4993 ** | | available for use by the 80331 | |
4994 ** |______________________|____________________________________________________________|_________________________|
4996 ** . The two inbound queues allow the host processor to post inbound messages for the 80331 in one
4997 ** queue and to receive free messages returning from the 80331.
4998 ** The host processor posts inbound messages,
4999 ** the Intel XScale core receives the posted message and when it is finished with the message,
5000 ** places it back on the inbound free queue for reuse by the host processor.
5002 ** The circular queues are accessed by external PCI agents through two port locations in the PCI
5004 ** Inbound Queue Port
5005 ** and Outbound Queue Port.
5006 ** The Inbound Queue Port is used by external PCI agents to read the Inbound Free Queue and write the Inbound Post Queue.
5007 ** The Outbound Queue Port is used by external PCI agents to read the Outbound Post Queue and write the Outbound Free Queue.
5008 ** Note that a PCI transaction to the inbound or outbound queue ports with null byte enables (P_C/BE[3:0]#=1111 2 )
5009 ** does not cause the MU hardware to increment the queue pointers.
5010 ** This is treated as when the PCI transaction did not occur.
5011 ** The Inbound and Outbound Queue Ports never respond with P_ACK64# on the PCI interface.
5012 ** ======================================================================================
5013 ** Overview of Circular Queue Operation
5014 ** ======================================================================================
5015 ** . The data storage for the circular queues must be provided by the 80331 local memory.
5016 ** . The base address of the circular queues is contained in the Queue Base Address Register.
5017 ** Each entry in the queue is a 32-bit data value.
5018 ** . Each read from or write to the queue may access only one queue entry.
5019 ** . Multi-DWORD accesses to the circular queues are not allowed.
5020 ** Sub-DWORD accesses are promoted to DWORD accesses.
5021 ** . Each circular queue has a head pointer and a tail pointer.
5022 ** The pointers are offsets from the Queue Base Address.
5023 ** . Writes to a queue occur at the head of the queue and reads occur from the tail.
5024 ** The head and tail pointers are incremented by either the Intel XScale core or the Messaging Unit hardware.
5025 ** Which unit maintains the pointer is determined by the writer of the queue.
5026 ** More details about the pointers are given in the queue descriptions below.
5027 ** The pointers are incremented after the queue access.
5028 ** Both pointers wrap around to the first address of the circular queue when they reach the circular queue size.
5030 ** Messaging Unit...
5032 ** The Messaging Unit generates an interrupt to the Intel XScale core or generate a PCI interrupt under certain conditions.
5033 ** . In general, when a Post queue is written, an interrupt is generated to notify the receiver that a message was posted.
5034 ** The size of each circular queue can range from 4K entries (16 Kbytes) to 64K entries (256 Kbytes).
5035 ** . All four queues must be the same size and may be contiguous.
5036 ** Therefore, the total amount of local memory needed by the circular queues ranges from 64 Kbytes to 1 Mbytes.
5037 ** The Queue size is determined by the Queue Size field in the MU Configuration Register.
5038 ** . There is one base address for all four queues.
5039 ** It is stored in the Queue Base Address Register (QBAR).
5040 ** The starting addresses of each queue is based on the Queue Base Address and the Queue Size field.
5041 ** here shows an example of how the circular queues should be set up based on the
5042 ** Intelligent I/O (I 2 O) Architecture Specification.
5043 ** Other ordering of the circular queues is possible.
5045 ** Queue Starting Address
5046 ** Inbound Free Queue QBAR
5047 ** Inbound Post Queue QBAR + Queue Size
5048 ** Outbound Post Queue QBAR + 2 * Queue Size
5049 ** Outbound Free Queue QBAR + 3 * Queue Size
5050 ** ===================================================================================
5051 ** Inbound Post Queue
5052 ** ------------------
5053 ** The Inbound Post Queue holds posted messages placed there by other processors for the Intel XScale core to process.
5054 ** This queue is read from the queue tail by the Intel XScale core. It is written to the queue head by external PCI agents.
5055 ** The tail pointer is maintained by the Intel XScale core. The head pointer is maintained by the MU hardware.
5056 ** For a PCI write transaction that accesses the Inbound Queue Port,
5057 ** the MU writes the data to the local memory location address in the Inbound Post Head Pointer Register.
5058 ** When the data written to the Inbound Queue Port is written to local memory, the MU hardware increments the Inbound Post Head Pointer Register.
5059 ** An Intel XScale core interrupt may be generated when the Inbound Post Queue is written.
5060 ** The Inbound Post Queue Interrupt bit in the Inbound Interrupt Status Register indicates the interrupt status.
5061 ** The interrupt is cleared when the Inbound Post Queue Interrupt bit is cleared.
5062 ** The interrupt can be masked by the Inbound Interrupt Mask Register.
5063 ** Software must be aware of the state of the Inbound Post Queue Interrupt Mask bit to guarantee
5064 ** that the full condition is recognized by the core processor.
5065 ** In addition, to guarantee that the queue does not get overwritten,
5066 ** software must process messages from the tail of the queue before incrementing the tail pointer and clearing this interrupt.
5067 ** Once cleared, an interrupt is NOT generated when the head and tail pointers remain unequal (i.e. queue status is Not Empty).
5068 ** Only a new message posting the in the inbound queue generates a new interrupt.
5069 ** Therefore, when software leaves any unprocessed messages in the post queue when the interrupt is cleared,
5070 ** software must retain the information that the Inbound Post queue status.
5071 ** From the time that the PCI write transaction is received until the data is written
5072 ** in local memory and the Inbound Post Head Pointer Register is incremented,
5073 ** any PCI transaction that attempts to access the Inbound Post Queue Port is signalled a Retry.
5074 ** The Intel XScale core may read messages from the Inbound Post Queue
5075 ** by reading the data from the local memory location pointed to by the Inbound Post Tail Pointer Register.
5076 ** The Intel XScale core must then increment the Inbound Post Tail Pointer Register.
5077 ** When the Inbound Post Queue is full (head and tail pointers are equal and the head pointer was last updated by hardware),
5078 ** the hardware retries any PCI writes until a slot in the queue becomes available.
5079 ** A slot in the post queue becomes available by the Intel XScale core incrementing the tail pointer.
5080 ** ===================================================================================
5081 ** Inbound Free Queue
5082 ** ------------------
5083 ** The Inbound Free Queue holds free inbound messages placed there by the Intel XScale core for other processors to use.
5084 ** This queue is read from the queue tail by external PCI agents.
5085 ** It is written to the queue head by the Intel XScale core.
5086 ** The tail pointer is maintained by the MU hardware.
5087 ** The head pointer is maintained by the Intel XScale core.
5088 ** For a PCI read transaction that accesses the Inbound Queue Port,
5089 ** the MU attempts to read the data at the local memory address in the Inbound Free Tail Pointer.
5090 ** When the queue is not empty (head and tail pointers are not equal)
5091 ** or full (head and tail pointers are equal but the head pointer was last written by software), the data is returned.
5092 ** When the queue is empty (head and tail pointers are equal and the head pointer was last updated by hardware),
5093 ** the value of -1 (FFFF.FFFFH) is returned.
5094 ** When the queue was not empty and the MU succeeded in returning the data at the tail,
5095 ** the MU hardware must increment the value in the Inbound Free Tail Pointer Register.
5096 ** To reduce latency for the PCI read access, the MU implements a prefetch mechanism to anticipate accesses to the Inbound Free Queue.
5097 ** The MU hardware prefetches the data at the tail of the Inbound Free Queue and load it into an internal prefetch register.
5098 ** When the PCI read access occurs, the data is read directly from the prefetch register.
5099 ** The prefetch mechanism loads a value of -1 (FFFF.FFFFH) into the prefetch register
5100 ** when the head and tail pointers are equal and the queue is empty.
5101 ** In order to update the prefetch register when messages are added to the queue and it becomes non-empty,
5102 ** the prefetch mechanism automatically starts a prefetch when the prefetch register contains FFFF.FFFFH
5103 ** and the Inbound Free Head Pointer Register is written.
5104 ** The Intel XScale core needs to update the Inbound Free Head Pointer Register when it adds messages to the queue.
5105 ** A prefetch must appear atomic from the perspective of the external PCI agent.
5106 ** When a prefetch is started, any PCI transaction that attempts to access the Inbound Free Queue is signalled a Retry until the prefetch is completed.
5107 ** The Intel XScale core may place messages in the Inbound Free Queue by writing the data to the
5108 ** local memory location pointed to by the Inbound Free Head Pointer Register.
5109 ** The processor must then increment the Inbound Free Head Pointer Register.
5110 ** ==================================================================================
5111 ** Outbound Post Queue
5112 ** -------------------
5113 ** The Outbound Post Queue holds outbound posted messages placed there by the Intel XScale
5114 ** core for other processors to process. This queue is read from the queue tail by external PCI agents.
5115 ** It is written to the queue head by the Intel XScale core. The tail pointer is maintained by the
5116 ** MU hardware. The head pointer is maintained by the Intel XScale core.
5117 ** For a PCI read transaction that accesses the Outbound Queue Port, the MU attempts to read the
5118 ** data at the local memory address in the Outbound Post Tail Pointer Register. When the queue is not
5119 ** empty (head and tail pointers are not equal) or full (head and tail pointers are equal but the head
5120 ** pointer was last written by software), the data is returned. When the queue is empty (head and tail
5121 ** pointers are equal and the head pointer was last updated by hardware), the value of -1
5122 ** (FFFF.FFFFH) is returned. When the queue was not empty and the MU succeeded in returning the
5123 ** data at the tail, the MU hardware must increment the value in the Outbound Post Tail Pointer
5125 ** To reduce latency for the PCI read access, the MU implements a prefetch mechanism to anticipate
5126 ** accesses to the Outbound Post Queue. The MU hardware prefetches the data at the tail of the
5127 ** Outbound Post Queue and load it into an internal prefetch register. When the PCI read access
5128 ** occurs, the data is read directly from the prefetch register.
5129 ** The prefetch mechanism loads a value of -1 (FFFF.FFFFH) into the prefetch register when the head
5130 ** and tail pointers are equal and the queue is empty. In order to update the prefetch register when
5131 ** messages are added to the queue and it becomes non-empty, the prefetch mechanism automatically
5132 ** starts a prefetch when the prefetch register contains FFFF.FFFFH and the Outbound Post Head
5133 ** Pointer Register is written. The Intel XScale core needs to update the Outbound Post Head
5134 ** Pointer Register when it adds messages to the queue.
5135 ** A prefetch must appear atomic from the perspective of the external PCI agent. When a prefetch is
5136 ** started, any PCI transaction that attempts to access the Outbound Post Queue is signalled a Retry
5137 ** until the prefetch is completed.
5138 ** A PCI interrupt may be generated when data in the prefetch buffer is valid. When the prefetch
5139 ** queue is clear, no interrupt is generated. The Outbound Post Queue Interrupt bit in the Outbound
5140 ** Interrupt Status Register shall indicate the status of the prefetch buffer data and therefore the
5141 ** interrupt status. The interrupt is cleared when any prefetched data has been read from the Outbound
5142 ** Queue Port. The interrupt can be masked by the Outbound Interrupt Mask Register.
5143 ** The Intel XScale core may place messages in the Outbound Post Queue by writing the data to
5144 ** the local memory address in the Outbound Post Head Pointer Register. The processor must then
5145 ** increment the Outbound Post Head Pointer Register.
5146 ** ==================================================
5147 ** Outbound Free Queue
5148 ** -----------------------
5149 ** The Outbound Free Queue holds free messages placed there by other processors for the Intel
5150 ** XScale core to use. This queue is read from the queue tail by the Intel XScale core. It is
5151 ** written to the queue head by external PCI agents. The tail pointer is maintained by the Intel
5152 ** XScale core. The head pointer is maintained by the MU hardware.
5153 ** For a PCI write transaction that accesses the Outbound Queue Port, the MU writes the data to the
5154 ** local memory address in the Outbound Free Head Pointer Register. When the data written to the
5155 ** Outbound Queue Port is written to local memory, the MU hardware increments the Outbound Free
5156 ** Head Pointer Register.
5157 ** When the head pointer and the tail pointer become equal and the queue is full, the MU may signal
5158 ** an interrupt to the Intel XScale core to register the queue full condition. This interrupt is
5159 ** recorded in the Inbound Interrupt Status Register. The interrupt is cleared when the Outbound Free
5160 ** Queue Full Interrupt bit is cleared and not by writing to the head or tail pointers. The interrupt can
5161 ** be masked by the Inbound Interrupt Mask Register. Software must be aware of the state of the
5162 ** Outbound Free Queue Interrupt Mask bit to guarantee that the full condition is recognized by the
5164 ** From the time that a PCI write transaction is received until the data is written in local memory and
5165 ** the Outbound Free Head Pointer Register is incremented, any PCI transaction that attempts to
5166 ** access the Outbound Free Queue Port is signalled a retry.
5167 ** The Intel XScale core may read messages from the Outbound Free Queue by reading the data
5168 ** from the local memory address in the Outbound Free Tail Pointer Register. The processor must
5169 ** then increment the Outbound Free Tail Pointer Register. When the Outbound Free Queue is full,
5170 ** the hardware must retry any PCI writes until a slot in the queue becomes available.
5172 ** ==================================================================================
5173 ** Circular Queue Summary
5174 ** ----------------------
5175 ** ________________________________________________________________________________________________________________________________________________
5176 ** | Queue Name | PCI Port |Generate PCI Interrupt |Generate Intel Xscale Core Interrupt|Head Pointer maintained by|Tail Pointer maintained by|
5177 ** |_____________|_______________|_______________________|____________________________________|__________________________|__________________________|
5178 ** |Inbound Post | Inbound Queue | | | | |
5179 ** | Queue | Port | NO | Yes, when queue is written | MU hardware | Intel XScale |
5180 ** |_____________|_______________|_______________________|____________________________________|__________________________|__________________________|
5181 ** |Inbound Free | Inbound Queue | | | | |
5182 ** | Queue | Port | NO | NO | Intel XScale | MU hardware |
5183 ** |_____________|_______________|_______________________|____________________________________|__________________________|__________________________|
5184 ** ==================================================================================
5185 ** Circular Queue Status Summary
5186 ** ----------------------
5187 ** ____________________________________________________________________________________________________
5188 ** | Queue Name | Queue Status | Head & Tail Pointer | Last Pointer Update |
5189 ** |_____________________|________________|_____________________|_______________________________________|
5190 ** | Inbound Post Queue | Empty | Equal | Tail pointer last updated by software |
5191 ** |_____________________|________________|_____________________|_______________________________________|
5192 ** | Inbound Free Queue | Empty | Equal | Head pointer last updated by hardware |
5193 ** |_____________________|________________|_____________________|_______________________________________|
5194 **************************************************************************
5198 **************************************************************************
5200 ** ========================
5201 ** . The Index Registers are a set of 1004 registers that when written by an external PCI agent can generate an interrupt to the Intel XScale core.
5202 ** These registers are for inbound messages only.
5203 ** The interrupt is recorded in the Inbound Interrupt Status Register.
5204 ** The storage for the Index Registers is allocated from the 80331 local memory.
5205 ** PCI write accesses to the Index Registers write the data to local memory.
5206 ** PCI read accesses to the Index Registers read the data from local memory.
5207 ** . The local memory used for the Index Registers ranges from Inbound ATU Translate Value Register + 050H
5208 ** to Inbound ATU Translate Value Register + FFFH.
5209 ** . The address of the first write access is stored in the Index Address Register.
5210 ** This register is written during the earliest write access and provides a means to determine which Index Register was written.
5211 ** Once updated by the MU, the Index Address Register is not updated until the Index Register
5212 ** Interrupt bit in the Inbound Interrupt Status Register is cleared.
5213 ** . When the interrupt is cleared, the Index Address Register is re-enabled and stores the address of the next Index Register write access.
5214 ** Writes by the Intel XScale core to the local memory used by the Index Registers
5215 ** does not cause an interrupt and does not update the Index Address Register.
5216 ** . The index registers can be accessed with Multi-DWORD reads and single QWORD aligned writes.
5217 **************************************************************************
5220 **************************************************************************
5221 ** Messaging Unit Internal Bus Memory Map
5222 ** =======================================
5223 ** Internal Bus Address___Register Description (Name)____________________|_PCI Configuration Space Register Number_
5224 ** FFFF E300H reserved |
5226 ** FFFF E30CH reserved |
5227 ** FFFF E310H Inbound Message Register 0 | Available through
5228 ** FFFF E314H Inbound Message Register 1 | ATU Inbound Translation Window
5229 ** FFFF E318H Outbound Message Register 0 |
5230 ** FFFF E31CH Outbound Message Register 1 | or
5231 ** FFFF E320H Inbound Doorbell Register |
5232 ** FFFF E324H Inbound Interrupt Status Register | must translate PCI address to
5233 ** FFFF E328H Inbound Interrupt Mask Register | the Intel Xscale Core
5234 ** FFFF E32CH Outbound Doorbell Register | Memory-Mapped Address
5235 ** FFFF E330H Outbound Interrupt Status Register |
5236 ** FFFF E334H Outbound Interrupt Mask Register |
5237 ** ______________________________________________________________________|________________________________________
5238 ** FFFF E338H reserved |
5239 ** FFFF E33CH reserved |
5240 ** FFFF E340H reserved |
5241 ** FFFF E344H reserved |
5242 ** FFFF E348H reserved |
5243 ** FFFF E34CH reserved |
5244 ** FFFF E350H MU Configuration Register |
5245 ** FFFF E354H Queue Base Address Register |
5246 ** FFFF E358H reserved |
5247 ** FFFF E35CH reserved | must translate PCI address to
5248 ** FFFF E360H Inbound Free Head Pointer Register | the Intel Xscale Core
5249 ** FFFF E364H Inbound Free Tail Pointer Register | Memory-Mapped Address
5250 ** FFFF E368H Inbound Post Head pointer Register |
5251 ** FFFF E36CH Inbound Post Tail Pointer Register |
5252 ** FFFF E370H Outbound Free Head Pointer Register |
5253 ** FFFF E374H Outbound Free Tail Pointer Register |
5254 ** FFFF E378H Outbound Post Head pointer Register |
5255 ** FFFF E37CH Outbound Post Tail Pointer Register |
5256 ** FFFF E380H Index Address Register |
5257 ** FFFF E384H reserved |
5259 ** FFFF E3FCH reserved |
5260 ** ______________________________________________________________________|_______________________________________
5261 **************************************************************************
5264 **************************************************************************
5265 ** MU Configuration Register - MUCR FFFF.E350H
5267 ** . The MU Configuration Register (MUCR) contains the Circular Queue Enable bit and the size of one Circular Queue.
5268 ** . The Circular Queue Enable bit enables or disables the Circular Queues.
5269 ** The Circular Queues are disabled at reset to allow the software to initialize the head
5270 ** and tail pointer registers before any PCI accesses to the Queue Ports.
5271 ** . Each Circular Queue may range from 4 K entries (16 Kbytes) to 64 K entries (256 Kbytes) and there are four Circular Queues.
5272 ** ------------------------------------------------------------------------
5273 ** Bit Default Description
5274 ** 31:06 000000H 00 2 Reserved
5275 ** 05:01 00001 2 Circular Queue Size - This field determines the size of each Circular Queue.
5276 ** All four queues are the same size.
5277 ** ¡E 00001 2 - 4K Entries (16 Kbytes)
5278 ** ¡E 00010 2 - 8K Entries (32 Kbytes)
5279 ** ¡E 00100 2 - 16K Entries (64 Kbytes)
5280 ** ¡E 01000 2 - 32K Entries (128 Kbytes)
5281 ** ¡E 10000 2 - 64K Entries (256 Kbytes)
5282 ** 00 0 2 Circular Queue Enable - This bit enables or disables the Circular Queues. When clear the Circular
5283 ** Queues are disabled, however the MU accepts PCI accesses to the Circular Queue Ports but ignores
5284 ** the data for Writes and return FFFF.FFFFH for Reads. Interrupts are not generated to the core when
5285 ** disabled. When set, the Circular Queues are fully enabled.
5286 **************************************************************************
5288 #define ARCMSR_MU_CONFIGURATION_REG 0xFFFFE350
5289 #define ARCMSR_MU_CIRCULAR_QUEUE_SIZE64K 0x0020
5290 #define ARCMSR_MU_CIRCULAR_QUEUE_SIZE32K 0x0010
5291 #define ARCMSR_MU_CIRCULAR_QUEUE_SIZE16K 0x0008
5292 #define ARCMSR_MU_CIRCULAR_QUEUE_SIZE8K 0x0004
5293 #define ARCMSR_MU_CIRCULAR_QUEUE_SIZE4K 0x0002
5294 #define ARCMSR_MU_CIRCULAR_QUEUE_ENABLE 0x0001 /*0:disable 1:enable*/
5296 **************************************************************************
5297 ** Queue Base Address Register - QBAR
5299 ** . The Queue Base Address Register (QBAR) contains the local memory address of the Circular Queues.
5300 ** The base address is required to be located on a 1 Mbyte address boundary.
5301 ** . All Circular Queue head and tail pointers are based on the QBAR.
5302 ** When the head and tail pointer registers are read, the Queue Base Address is returned in the upper 12 bits.
5303 ** Writing to the upper 12 bits of the head and tail pointer registers does not affect the Queue Base Address or Queue Base Address Register.
5305 ** The QBAR must designate a range allocated to the 80331 DDR SDRAM interface
5306 ** ------------------------------------------------------------------------
5307 ** Bit Default Description
5308 ** 31:20 000H Queue Base Address - Local memory address of the circular queues.
5309 ** 19:00 00000H Reserved
5310 **************************************************************************
5312 #define ARCMSR_MU_QUEUE_BASE_ADDRESS_REG 0xFFFFE354
5314 **************************************************************************
5315 ** Inbound Free Head Pointer Register - IFHPR
5317 ** . The Inbound Free Head Pointer Register (IFHPR) contains the local memory offset from
5318 ** the Queue Base Address of the head pointer for the Inbound Free Queue.
5319 ** The Head Pointer must be aligned on a DWORD address boundary.
5320 ** When read, the Queue Base Address is provided in the upper 12 bits of the register.
5321 ** Writes to the upper 12 bits of the register are ignored.
5322 ** This register is maintained by software.
5323 ** ------------------------------------------------------------------------
5324 ** Bit Default Description
5325 ** 31:20 000H Queue Base Address - Local memory address of the circular queues.
5326 ** 19:02 0000H 00 2 Inbound Free Head Pointer - Local memory offset of the head pointer for the Inbound Free Queue.
5327 ** 01:00 00 2 Reserved
5328 **************************************************************************
5330 #define ARCMSR_MU_INBOUND_FREE_HEAD_PTR_REG 0xFFFFE360
5332 **************************************************************************
5333 ** Inbound Free Tail Pointer Register - IFTPR
5335 ** . The Inbound Free Tail Pointer Register (IFTPR) contains the local memory offset from the Queue
5336 ** Base Address of the tail pointer for the Inbound Free Queue. The Tail Pointer must be aligned on a
5337 ** DWORD address boundary. When read, the Queue Base Address is provided in the upper 12 bits
5338 ** of the register. Writes to the upper 12 bits of the register are ignored.
5339 ** ------------------------------------------------------------------------
5340 ** Bit Default Description
5341 ** 31:20 000H Queue Base Address - Local memory address of the circular queues.
5342 ** 19:02 0000H 00 2 Inbound Free Tail Pointer - Local memory offset of the tail pointer for the Inbound Free Queue.
5343 ** 01:00 00 2 Reserved
5344 **************************************************************************
5346 #define ARCMSR_MU_INBOUND_FREE_TAIL_PTR_REG 0xFFFFE364
5348 **************************************************************************
5349 ** Inbound Post Head Pointer Register - IPHPR
5351 ** . The Inbound Post Head Pointer Register (IPHPR) contains the local memory offset from the Queue
5352 ** Base Address of the head pointer for the Inbound Post Queue. The Head Pointer must be aligned on
5353 ** a DWORD address boundary. When read, the Queue Base Address is provided in the upper 12 bits
5354 ** of the register. Writes to the upper 12 bits of the register are ignored.
5355 ** ------------------------------------------------------------------------
5356 ** Bit Default Description
5357 ** 31:20 000H Queue Base Address - Local memory address of the circular queues.
5358 ** 19:02 0000H 00 2 Inbound Post Head Pointer - Local memory offset of the head pointer for the Inbound Post Queue.
5359 ** 01:00 00 2 Reserved
5360 **************************************************************************
5362 #define ARCMSR_MU_INBOUND_POST_HEAD_PTR_REG 0xFFFFE368
5364 **************************************************************************
5365 ** Inbound Post Tail Pointer Register - IPTPR
5367 ** . The Inbound Post Tail Pointer Register (IPTPR) contains the local memory offset from the Queue
5368 ** Base Address of the tail pointer for the Inbound Post Queue. The Tail Pointer must be aligned on a
5369 ** DWORD address boundary. When read, the Queue Base Address is provided in the upper 12 bits
5370 ** of the register. Writes to the upper 12 bits of the register are ignored.
5371 ** ------------------------------------------------------------------------
5372 ** Bit Default Description
5373 ** 31:20 000H Queue Base Address - Local memory address of the circular queues.
5374 ** 19:02 0000H 00 2 Inbound Post Tail Pointer - Local memory offset of the tail pointer for the Inbound Post Queue.
5375 ** 01:00 00 2 Reserved
5376 **************************************************************************
5378 #define ARCMSR_MU_INBOUND_POST_TAIL_PTR_REG 0xFFFFE36C
5380 **************************************************************************
5381 ** Index Address Register - IAR
5383 ** . The Index Address Register (IAR) contains the offset of the least recently accessed Index Register.
5384 ** It is written by the MU when the Index Registers are written by a PCI agent.
5385 ** The register is not updated until the Index Interrupt bit in the Inbound Interrupt Status Register is cleared.
5386 ** . The local memory address of the Index Register least recently accessed is computed
5387 ** by adding the Index Address Register to the Inbound ATU Translate Value Register.
5388 ** ------------------------------------------------------------------------
5389 ** Bit Default Description
5390 ** 31:12 000000H Reserved
5391 ** 11:02 00H 00 2 Index Address - is the local memory offset of the Index Register written (050H to FFCH)
5392 ** 01:00 00 2 Reserved
5393 **************************************************************************
5395 #define ARCMSR_MU_LOCAL_MEMORY_INDEX_REG 0xFFFFE380 /*1004 dwords 0x0050....0x0FFC, 4016 bytes 0x0050...0x0FFF*/
5397 **********************************************************************************************************
5398 ** RS-232 Interface for Areca Raid Controller
5399 ** The low level command interface is exclusive with VT100 terminal
5400 ** --------------------------------------------------------------------
5401 ** 1. Sequence of command execution
5402 ** --------------------------------------------------------------------
5403 ** (A) Header : 3 bytes sequence (0x5E, 0x01, 0x61)
5404 ** (B) Command block : variable length of data including length, command code, data and checksum byte
5405 ** (C) Return data : variable length of data
5406 ** --------------------------------------------------------------------
5408 ** --------------------------------------------------------------------
5409 ** (A) 1st byte : command block length (low byte)
5410 ** (B) 2nd byte : command block length (high byte)
5411 ** note ..command block length shouldn't > 2040 bytes, length excludes these two bytes
5412 ** (C) 3rd byte : command code
5413 ** (D) 4th and following bytes : variable length data bytes depends on command code
5414 ** (E) last byte : checksum byte (sum of 1st byte until last data byte)
5415 ** --------------------------------------------------------------------
5416 ** 3. Command code and associated data
5417 ** --------------------------------------------------------------------
5418 ** The following are command code defined in raid controller Command code 0x10--0x1? are used for system level management,
5419 ** no password checking is needed and should be implemented in separate well controlled utility and not for end user access.
5420 ** Command code 0x20--0x?? always check the password, password must be entered to enable these command.
5423 ** GUI_SET_SERIAL=0x10,
5427 ** GUI_CHECK_PASSWORD,
5430 ** GUI_SET_ETHERNET_ADDR,
5434 ** GUI_GET_HW_MONITOR,
5436 ** // GUI_QUICK_CREATE=0x20, (function removed)
5437 ** GUI_GET_INFO_R=0x20,
5443 ** GUI_MUTE_BEEPER=0x30,
5444 ** GUI_BEEPER_SETTING,
5445 ** GUI_SET_PASSWORD,
5446 ** GUI_HOST_INTERFACE_MODE,
5447 ** GUI_REBUILD_PRIORITY,
5448 ** GUI_MAX_ATA_MODE,
5449 ** GUI_RESET_CONTROLLER,
5450 ** GUI_COM_PORT_SETTING,
5451 ** GUI_NO_OPERATION,
5454 ** GUI_CREATE_PASS_THROUGH=0x40,
5455 ** GUI_MODIFY_PASS_THROUGH,
5456 ** GUI_DELETE_PASS_THROUGH,
5457 ** GUI_IDENTIFY_DEVICE,
5459 ** GUI_CREATE_RAIDSET=0x50,
5460 ** GUI_DELETE_RAIDSET,
5461 ** GUI_EXPAND_RAIDSET,
5462 ** GUI_ACTIVATE_RAIDSET,
5463 ** GUI_CREATE_HOT_SPARE,
5464 ** GUI_DELETE_HOT_SPARE,
5466 ** GUI_CREATE_VOLUME=0x60,
5467 ** GUI_MODIFY_VOLUME,
5468 ** GUI_DELETE_VOLUME,
5469 ** GUI_START_CHECK_VOLUME,
5470 ** GUI_STOP_CHECK_VOLUME
5473 ** Command description :
5475 ** GUI_SET_SERIAL : Set the controller serial#
5476 ** byte 0,1 : length
5477 ** byte 2 : command code 0x10
5478 ** byte 3 : password length (should be 0x0f)
5479 ** byte 4-0x13 : should be "ArEcATecHnoLogY"
5480 ** byte 0x14--0x23 : Serial number string (must be 16 bytes)
5481 ** GUI_SET_VENDOR : Set vendor string for the controller
5482 ** byte 0,1 : length
5483 ** byte 2 : command code 0x11
5484 ** byte 3 : password length (should be 0x08)
5485 ** byte 4-0x13 : should be "ArEcAvAr"
5486 ** byte 0x14--0x3B : vendor string (must be 40 bytes)
5487 ** GUI_SET_MODEL : Set the model name of the controller
5488 ** byte 0,1 : length
5489 ** byte 2 : command code 0x12
5490 ** byte 3 : password length (should be 0x08)
5491 ** byte 4-0x13 : should be "ArEcAvAr"
5492 ** byte 0x14--0x1B : model string (must be 8 bytes)
5493 ** GUI_IDENTIFY : Identify device
5494 ** byte 0,1 : length
5495 ** byte 2 : command code 0x13
5496 ** return "Areca RAID Subsystem "
5497 ** GUI_CHECK_PASSWORD : Verify password
5498 ** byte 0,1 : length
5499 ** byte 2 : command code 0x14
5500 ** byte 3 : password length
5501 ** byte 4-0x?? : user password to be checked
5502 ** GUI_LOGOUT : Logout GUI (force password checking on next command)
5503 ** byte 0,1 : length
5504 ** byte 2 : command code 0x15
5505 ** GUI_HTTP : HTTP interface (reserved for Http proxy service)(0x16)
5507 ** GUI_SET_ETHERNET_ADDR : Set the ethernet MAC address
5508 ** byte 0,1 : length
5509 ** byte 2 : command code 0x17
5510 ** byte 3 : password length (should be 0x08)
5511 ** byte 4-0x13 : should be "ArEcAvAr"
5512 ** byte 0x14--0x19 : Ethernet MAC address (must be 6 bytes)
5513 ** GUI_SET_LOGO : Set logo in HTTP
5514 ** byte 0,1 : length
5515 ** byte 2 : command code 0x18
5516 ** byte 3 : Page# (0/1/2/3) (0xff --> clear OEM logo)
5517 ** byte 4/5/6/7 : 0x55/0xaa/0xa5/0x5a
5518 ** byte 8 : TITLE.JPG data (each page must be 2000 bytes)
5519 ** note .... page0 1st 2 byte must be actual length of the JPG file
5520 ** GUI_POLL_EVENT : Poll If Event Log Changed
5521 ** byte 0,1 : length
5522 ** byte 2 : command code 0x19
5523 ** GUI_GET_EVENT : Read Event
5524 ** byte 0,1 : length
5525 ** byte 2 : command code 0x1a
5526 ** byte 3 : Event Page (0:1st page/1/2/3:last page)
5527 ** GUI_GET_HW_MONITOR : Get HW monitor data
5528 ** byte 0,1 : length
5529 ** byte 2 : command code 0x1b
5530 ** byte 3 : # of FANs(example 2)
5531 ** byte 4 : # of Voltage sensor(example 3)
5532 ** byte 5 : # of temperature sensor(example 2)
5533 ** byte 6 : # of power
5534 ** byte 7/8 : Fan#0 (RPM)
5535 ** byte 9/10 : Fan#1
5536 ** byte 11/12 : Voltage#0 original value in *1000
5537 ** byte 13/14 : Voltage#0 value
5538 ** byte 15/16 : Voltage#1 org
5539 ** byte 17/18 : Voltage#1
5540 ** byte 19/20 : Voltage#2 org
5541 ** byte 21/22 : Voltage#2
5544 ** byte 25 : Power indicator (bit0 : power#0, bit1 : power#1)
5545 ** byte 26 : UPS indicator
5546 ** GUI_QUICK_CREATE : Quick create raid/volume set
5547 ** byte 0,1 : length
5548 ** byte 2 : command code 0x20
5549 ** byte 3/4/5/6 : raw capacity
5550 ** byte 7 : raid level
5551 ** byte 8 : stripe size
5553 ** byte 10/11/12/13: device mask (the devices to create raid/volume)
5554 ** This function is removed, application like to implement quick create function
5555 ** need to use GUI_CREATE_RAIDSET and GUI_CREATE_VOLUMESET function.
5556 ** GUI_GET_INFO_R : Get Raid Set Information
5557 ** byte 0,1 : length
5558 ** byte 2 : command code 0x20
5559 ** byte 3 : raidset#
5561 ** typedef struct sGUI_RAIDSET
5563 ** BYTE grsRaidSetName[16];
5564 ** DWORD grsCapacity;
5565 ** DWORD grsCapacityX;
5566 ** DWORD grsFailMask;
5567 ** BYTE grsDevArray[32];
5568 ** BYTE grsMemberDevices;
5569 ** BYTE grsNewMemberDevices;
5570 ** BYTE grsRaidState;
5572 ** BYTE grsVolumeList[16];
5576 ** BYTE grsFreeSegments;
5577 ** DWORD grsRawStripes[8];
5579 ** DWORD grsRes5; // Total to 128 bytes
5580 ** DWORD grsRes6; // Total to 128 bytes
5581 ** } sGUI_RAIDSET, *pGUI_RAIDSET;
5582 ** GUI_GET_INFO_V : Get Volume Set Information
5583 ** byte 0,1 : length
5584 ** byte 2 : command code 0x21
5585 ** byte 3 : volumeset#
5587 ** typedef struct sGUI_VOLUMESET
5589 ** BYTE gvsVolumeName[16]; // 16
5590 ** DWORD gvsCapacity;
5591 ** DWORD gvsCapacityX;
5592 ** DWORD gvsFailMask;
5593 ** DWORD gvsStripeSize;
5594 ** DWORD gvsNewFailMask;
5595 ** DWORD gvsNewStripeSize;
5596 ** DWORD gvsVolumeStatus;
5597 ** DWORD gvsProgress; // 32
5598 ** sSCSI_ATTR gvsScsi;
5599 ** BYTE gvsMemberDisks;
5600 ** BYTE gvsRaidLevel; // 8
5602 ** BYTE gvsNewMemberDisks;
5603 ** BYTE gvsNewRaidLevel;
5604 ** BYTE gvsRaidSetNumber;
5605 ** BYTE gvsRes0; // 4
5606 ** BYTE gvsRes1[4]; // 64 bytes
5607 ** } sGUI_VOLUMESET, *pGUI_VOLUMESET;
5609 ** GUI_GET_INFO_P : Get Physical Drive Information
5610 ** byte 0,1 : length
5611 ** byte 2 : command code 0x22
5612 ** byte 3 : drive # (from 0 to max-channels - 1)
5614 ** typedef struct sGUI_PHY_DRV
5616 ** BYTE gpdModelName[40];
5617 ** BYTE gpdSerialNumber[20];
5618 ** BYTE gpdFirmRev[8];
5619 ** DWORD gpdCapacity;
5620 ** DWORD gpdCapacityX; // Reserved for expansion
5621 ** BYTE gpdDeviceState;
5623 ** BYTE gpdCurrentUdmaMode;
5624 ** BYTE gpdUdmaMode;
5625 ** BYTE gpdDriveSelect;
5626 ** BYTE gpdRaidNumber; // 0xff if not belongs to a raid set
5627 ** sSCSI_ATTR gpdScsi;
5628 ** BYTE gpdReserved[40]; // Total to 128 bytes
5629 ** } sGUI_PHY_DRV, *pGUI_PHY_DRV;
5631 ** GUI_GET_INFO_S : Get System Information
5632 ** byte 0,1 : length
5633 ** byte 2 : command code 0x23
5635 ** typedef struct sCOM_ATTR
5637 ** BYTE comBaudRate;
5638 ** BYTE comDataBits;
5639 ** BYTE comStopBits;
5641 ** BYTE comFlowControl;
5642 ** } sCOM_ATTR, *pCOM_ATTR;
5644 ** typedef struct sSYSTEM_INFO
5646 ** BYTE gsiVendorName[40];
5647 ** BYTE gsiSerialNumber[16];
5648 ** BYTE gsiFirmVersion[16];
5649 ** BYTE gsiBootVersion[16];
5650 ** BYTE gsiMbVersion[16];
5651 ** BYTE gsiModelName[8];
5652 ** BYTE gsiLocalIp[4];
5653 ** BYTE gsiCurrentIp[4];
5654 ** DWORD gsiTimeTick;
5655 ** DWORD gsiCpuSpeed;
5659 ** DWORD gsiMemorySize;
5660 ** DWORD gsiMemorySpeed;
5662 ** BYTE gsiMacAddress[6];
5665 ** BYTE gsiChannelUsage;
5666 ** BYTE gsiMaxAtaMode;
5667 ** BYTE gsiSdramEcc; // 1:if ECC enabled
5668 ** BYTE gsiRebuildPriority;
5669 ** sCOM_ATTR gsiComA; // 5 bytes
5670 ** sCOM_ATTR gsiComB; // 5 bytes
5671 ** BYTE gsiIdeChannels;
5672 ** BYTE gsiScsiHostChannels;
5673 ** BYTE gsiIdeHostChannels;
5674 ** BYTE gsiMaxVolumeSet;
5675 ** BYTE gsiMaxRaidSet;
5676 ** BYTE gsiEtherPort; // 1:if ether net port supported
5677 ** BYTE gsiRaid6Engine; // 1:Raid6 engine supported
5679 ** } sSYSTEM_INFO, *pSYSTEM_INFO;
5681 ** GUI_CLEAR_EVENT : Clear System Event
5682 ** byte 0,1 : length
5683 ** byte 2 : command code 0x24
5685 ** GUI_MUTE_BEEPER : Mute current beeper
5686 ** byte 0,1 : length
5687 ** byte 2 : command code 0x30
5689 ** GUI_BEEPER_SETTING : Disable beeper
5690 ** byte 0,1 : length
5691 ** byte 2 : command code 0x31
5692 ** byte 3 : 0->disable, 1->enable
5694 ** GUI_SET_PASSWORD : Change password
5695 ** byte 0,1 : length
5696 ** byte 2 : command code 0x32
5697 ** byte 3 : pass word length ( must <= 15 )
5698 ** byte 4 : password (must be alpha-numerical)
5700 ** GUI_HOST_INTERFACE_MODE : Set host interface mode
5701 ** byte 0,1 : length
5702 ** byte 2 : command code 0x33
5703 ** byte 3 : 0->Independent, 1->cluster
5705 ** GUI_REBUILD_PRIORITY : Set rebuild priority
5706 ** byte 0,1 : length
5707 ** byte 2 : command code 0x34
5708 ** byte 3 : 0/1/2/3 (low->high)
5710 ** GUI_MAX_ATA_MODE : Set maximum ATA mode to be used
5711 ** byte 0,1 : length
5712 ** byte 2 : command code 0x35
5713 ** byte 3 : 0/1/2/3 (133/100/66/33)
5715 ** GUI_RESET_CONTROLLER : Reset Controller
5716 ** byte 0,1 : length
5717 ** byte 2 : command code 0x36
5718 ** *Response with VT100 screen (discard it)
5720 ** GUI_COM_PORT_SETTING : COM port setting
5721 ** byte 0,1 : length
5722 ** byte 2 : command code 0x37
5723 ** byte 3 : 0->COMA (term port), 1->COMB (debug port)
5724 ** byte 4 : 0/1/2/3/4/5/6/7 (1200/2400/4800/9600/19200/38400/57600/115200)
5725 ** byte 5 : data bit (0:7 bit, 1:8 bit : must be 8 bit)
5726 ** byte 6 : stop bit (0:1, 1:2 stop bits)
5727 ** byte 7 : parity (0:none, 1:off, 2:even)
5728 ** byte 8 : flow control (0:none, 1:xon/xoff, 2:hardware => must use none)
5730 ** GUI_NO_OPERATION : No operation
5731 ** byte 0,1 : length
5732 ** byte 2 : command code 0x38
5734 ** GUI_DHCP_IP : Set DHCP option and local IP address
5735 ** byte 0,1 : length
5736 ** byte 2 : command code 0x39
5737 ** byte 3 : 0:dhcp disabled, 1:dhcp enabled
5738 ** byte 4/5/6/7 : IP address
5740 ** GUI_CREATE_PASS_THROUGH : Create pass through disk
5741 ** byte 0,1 : length
5742 ** byte 2 : command code 0x40
5743 ** byte 3 : device #
5744 ** byte 4 : scsi channel (0/1)
5745 ** byte 5 : scsi id (0-->15)
5746 ** byte 6 : scsi lun (0-->7)
5747 ** byte 7 : tagged queue (1 : enabled)
5748 ** byte 8 : cache mode (1 : enabled)
5749 ** byte 9 : max speed (0/1/2/3/4, async/20/40/80/160 for scsi)
5750 ** (0/1/2/3/4, 33/66/100/133/150 for ide )
5752 ** GUI_MODIFY_PASS_THROUGH : Modify pass through disk
5753 ** byte 0,1 : length
5754 ** byte 2 : command code 0x41
5755 ** byte 3 : device #
5756 ** byte 4 : scsi channel (0/1)
5757 ** byte 5 : scsi id (0-->15)
5758 ** byte 6 : scsi lun (0-->7)
5759 ** byte 7 : tagged queue (1 : enabled)
5760 ** byte 8 : cache mode (1 : enabled)
5761 ** byte 9 : max speed (0/1/2/3/4, async/20/40/80/160 for scsi)
5762 ** (0/1/2/3/4, 33/66/100/133/150 for ide )
5764 ** GUI_DELETE_PASS_THROUGH : Delete pass through disk
5765 ** byte 0,1 : length
5766 ** byte 2 : command code 0x42
5767 ** byte 3 : device# to be deleted
5769 ** GUI_IDENTIFY_DEVICE : Identify Device
5770 ** byte 0,1 : length
5771 ** byte 2 : command code 0x43
5772 ** byte 3 : Flash Method(0:flash selected, 1:flash not selected)
5773 ** byte 4/5/6/7 : IDE device mask to be flashed
5774 ** note .... no response data available
5776 ** GUI_CREATE_RAIDSET : Create Raid Set
5777 ** byte 0,1 : length
5778 ** byte 2 : command code 0x50
5779 ** byte 3/4/5/6 : device mask
5780 ** byte 7-22 : raidset name (if byte 7 == 0:use default)
5782 ** GUI_DELETE_RAIDSET : Delete Raid Set
5783 ** byte 0,1 : length
5784 ** byte 2 : command code 0x51
5785 ** byte 3 : raidset#
5787 ** GUI_EXPAND_RAIDSET : Expand Raid Set
5788 ** byte 0,1 : length
5789 ** byte 2 : command code 0x52
5790 ** byte 3 : raidset#
5791 ** byte 4/5/6/7 : device mask for expansion
5792 ** byte 8/9/10 : (8:0 no change, 1 change, 0xff:terminate, 9:new raid level,10:new stripe size 0/1/2/3/4/5->4/8/16/32/64/128K )
5793 ** byte 11/12/13 : repeat for each volume in the raidset ....
5795 ** GUI_ACTIVATE_RAIDSET : Activate incomplete raid set
5796 ** byte 0,1 : length
5797 ** byte 2 : command code 0x53
5798 ** byte 3 : raidset#
5800 ** GUI_CREATE_HOT_SPARE : Create hot spare disk
5801 ** byte 0,1 : length
5802 ** byte 2 : command code 0x54
5803 ** byte 3/4/5/6 : device mask for hot spare creation
5805 ** GUI_DELETE_HOT_SPARE : Delete hot spare disk
5806 ** byte 0,1 : length
5807 ** byte 2 : command code 0x55
5808 ** byte 3/4/5/6 : device mask for hot spare deletion
5810 ** GUI_CREATE_VOLUME : Create volume set
5811 ** byte 0,1 : length
5812 ** byte 2 : command code 0x60
5813 ** byte 3 : raidset#
5814 ** byte 4-19 : volume set name (if byte4 == 0, use default)
5815 ** byte 20-27 : volume capacity (blocks)
5816 ** byte 28 : raid level
5817 ** byte 29 : stripe size (0/1/2/3/4/5->4/8/16/32/64/128K)
5818 ** byte 30 : channel
5821 ** byte 33 : 1 enable tag
5822 ** byte 34 : 1 enable cache
5823 ** byte 35 : speed (0/1/2/3/4->async/20/40/80/160 for scsi)
5824 ** (0/1/2/3/4->33/66/100/133/150 for IDE )
5825 ** byte 36 : 1 to select quick init
5827 ** GUI_MODIFY_VOLUME : Modify volume Set
5828 ** byte 0,1 : length
5829 ** byte 2 : command code 0x61
5830 ** byte 3 : volumeset#
5831 ** byte 4-19 : new volume set name (if byte4 == 0, not change)
5832 ** byte 20-27 : new volume capacity (reserved)
5833 ** byte 28 : new raid level
5834 ** byte 29 : new stripe size (0/1/2/3/4/5->4/8/16/32/64/128K)
5835 ** byte 30 : new channel
5837 ** byte 32 : new LUN
5838 ** byte 33 : 1 enable tag
5839 ** byte 34 : 1 enable cache
5840 ** byte 35 : speed (0/1/2/3/4->async/20/40/80/160 for scsi)
5841 ** (0/1/2/3/4->33/66/100/133/150 for IDE )
5843 ** GUI_DELETE_VOLUME : Delete volume set
5844 ** byte 0,1 : length
5845 ** byte 2 : command code 0x62
5846 ** byte 3 : volumeset#
5848 ** GUI_START_CHECK_VOLUME : Start volume consistency check
5849 ** byte 0,1 : length
5850 ** byte 2 : command code 0x63
5851 ** byte 3 : volumeset#
5853 ** GUI_STOP_CHECK_VOLUME : Stop volume consistency check
5854 ** byte 0,1 : length
5855 ** byte 2 : command code 0x64
5856 ** ---------------------------------------------------------------------
5858 ** ---------------------------------------------------------------------
5859 ** (A) Header : 3 bytes sequence (0x5E, 0x01, 0x61)
5860 ** (B) Length : 2 bytes (low byte 1st, excludes length and checksum byte)
5861 ** (C) status or data :
5862 ** <1> If length == 1 ==> 1 byte status code
5863 ** #define GUI_OK 0x41
5864 ** #define GUI_RAIDSET_NOT_NORMAL 0x42
5865 ** #define GUI_VOLUMESET_NOT_NORMAL 0x43
5866 ** #define GUI_NO_RAIDSET 0x44
5867 ** #define GUI_NO_VOLUMESET 0x45
5868 ** #define GUI_NO_PHYSICAL_DRIVE 0x46
5869 ** #define GUI_PARAMETER_ERROR 0x47
5870 ** #define GUI_UNSUPPORTED_COMMAND 0x48
5871 ** #define GUI_DISK_CONFIG_CHANGED 0x49
5872 ** #define GUI_INVALID_PASSWORD 0x4a
5873 ** #define GUI_NO_DISK_SPACE 0x4b
5874 ** #define GUI_CHECKSUM_ERROR 0x4c
5875 ** #define GUI_PASSWORD_REQUIRED 0x4d
5876 ** <2> If length > 1 ==> data block returned from controller and the contents depends on the command code
5877 ** (E) Checksum : checksum of length and status or data byte
5878 **************************************************************************
projects / FreeBSD / stable / 10.git / blob