2 * Copyright (c) 2015 Mellanox Technologies. All rights reserved.
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
13 * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS `AS IS' AND
14 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
15 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
16 * ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
17 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
18 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
19 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
20 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
21 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
22 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
31 #include <linux/kmod.h>
32 #include <linux/page.h>
33 #include <linux/slab.h>
34 #include <linux/if_vlan.h>
35 #include <linux/if_ether.h>
36 #include <linux/vmalloc.h>
37 #include <linux/moduleparam.h>
38 #include <linux/delay.h>
39 #include <linux/netdevice.h>
40 #include <linux/etherdevice.h>
42 #include <netinet/in_systm.h>
43 #include <netinet/in.h>
44 #include <netinet/if_ether.h>
45 #include <netinet/ip.h>
46 #include <netinet/ip6.h>
47 #include <netinet/tcp.h>
48 #include <netinet/tcp_lro.h>
49 #include <netinet/udp.h>
50 #include <net/ethernet.h>
51 #include <sys/buf_ring.h>
53 #if (__FreeBSD_version >= 1100000)
58 #include <net/rss_config.h>
59 #include <netinet/in_rss.h>
62 #include <machine/bus.h>
68 #include <dev/mlx5/driver.h>
69 #include <dev/mlx5/qp.h>
70 #include <dev/mlx5/cq.h>
71 #include <dev/mlx5/vport.h>
72 #include <dev/mlx5/diagnostics.h>
74 #include <dev/mlx5/mlx5_core/wq.h>
75 #include <dev/mlx5/mlx5_core/transobj.h>
76 #include <dev/mlx5/mlx5_core/mlx5_core.h>
78 #define MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE 0x7
79 #define MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE 0xa
80 #define MLX5E_PARAMS_MAXIMUM_LOG_SQ_SIZE 0xe
82 #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE 0x7
83 #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE 0xa
84 #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE 0xe
86 /* freeBSD HW LRO is limited by 16KB - the size of max mbuf */
87 #define MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ MJUM16BYTES
88 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC 0x10
89 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC_FROM_CQE 0x3
90 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS 0x20
91 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC 0x10
92 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS 0x20
93 #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES 0x80
94 #define MLX5E_PARAMS_DEFAULT_RX_HASH_LOG_TBL_SZ 0x7
95 #define MLX5E_CACHELINE_SIZE CACHE_LINE_SIZE
96 #define MLX5E_HW2SW_MTU(hwmtu) \
97 ((hwmtu) - (ETHER_HDR_LEN + ETHER_VLAN_ENCAP_LEN + ETHER_CRC_LEN))
98 #define MLX5E_SW2HW_MTU(swmtu) \
99 ((swmtu) + (ETHER_HDR_LEN + ETHER_VLAN_ENCAP_LEN + ETHER_CRC_LEN))
100 #define MLX5E_SW2MB_MTU(swmtu) \
101 (MLX5E_SW2HW_MTU(swmtu) + MLX5E_NET_IP_ALIGN)
102 #define MLX5E_MTU_MIN 72 /* Min MTU allowed by the kernel */
103 #define MLX5E_MTU_MAX MIN(ETHERMTU_JUMBO, MJUM16BYTES) /* Max MTU of Ethernet
106 #define MLX5E_BUDGET_MAX 8192 /* RX and TX */
107 #define MLX5E_RX_BUDGET_MAX 256
108 #define MLX5E_SQ_BF_BUDGET 16
109 #define MLX5E_SQ_TX_QUEUE_SIZE 4096 /* SQ drbr queue size */
111 #define MLX5E_MAX_TX_NUM_TC 8 /* units */
112 #define MLX5E_MAX_TX_HEADER 128 /* bytes */
113 #define MLX5E_MAX_TX_PAYLOAD_SIZE 65536 /* bytes */
114 #define MLX5E_MAX_TX_MBUF_SIZE 65536 /* bytes */
115 #define MLX5E_MAX_TX_MBUF_FRAGS \
116 ((MLX5_SEND_WQE_MAX_WQEBBS * MLX5_SEND_WQEBB_NUM_DS) - \
117 (MLX5E_MAX_TX_HEADER / MLX5_SEND_WQE_DS)) /* units */
118 #define MLX5E_MAX_TX_INLINE \
119 (MLX5E_MAX_TX_HEADER - sizeof(struct mlx5e_tx_wqe) + \
120 sizeof(((struct mlx5e_tx_wqe *)0)->eth.inline_hdr_start)) /* bytes */
122 MALLOC_DECLARE(M_MLX5EN);
124 struct mlx5_core_dev;
127 typedef void (mlx5e_cq_comp_t)(struct mlx5_core_cq *);
129 #define MLX5E_STATS_COUNT(a,b,c,d) a
130 #define MLX5E_STATS_VAR(a,b,c,d) b;
131 #define MLX5E_STATS_DESC(a,b,c,d) c, d,
133 #define MLX5E_VPORT_STATS(m) \
135 m(+1, u64 rx_packets, "rx_packets", "Received packets") \
136 m(+1, u64 rx_bytes, "rx_bytes", "Received bytes") \
137 m(+1, u64 tx_packets, "tx_packets", "Transmitted packets") \
138 m(+1, u64 tx_bytes, "tx_bytes", "Transmitted bytes") \
139 m(+1, u64 rx_error_packets, "rx_error_packets", "Received error packets") \
140 m(+1, u64 rx_error_bytes, "rx_error_bytes", "Received error bytes") \
141 m(+1, u64 tx_error_packets, "tx_error_packets", "Transmitted error packets") \
142 m(+1, u64 tx_error_bytes, "tx_error_bytes", "Transmitted error bytes") \
143 m(+1, u64 rx_unicast_packets, "rx_unicast_packets", "Received unicast packets") \
144 m(+1, u64 rx_unicast_bytes, "rx_unicast_bytes", "Received unicast bytes") \
145 m(+1, u64 tx_unicast_packets, "tx_unicast_packets", "Transmitted unicast packets") \
146 m(+1, u64 tx_unicast_bytes, "tx_unicast_bytes", "Transmitted unicast bytes") \
147 m(+1, u64 rx_multicast_packets, "rx_multicast_packets", "Received multicast packets") \
148 m(+1, u64 rx_multicast_bytes, "rx_multicast_bytes", "Received multicast bytes") \
149 m(+1, u64 tx_multicast_packets, "tx_multicast_packets", "Transmitted multicast packets") \
150 m(+1, u64 tx_multicast_bytes, "tx_multicast_bytes", "Transmitted multicast bytes") \
151 m(+1, u64 rx_broadcast_packets, "rx_broadcast_packets", "Received broadcast packets") \
152 m(+1, u64 rx_broadcast_bytes, "rx_broadcast_bytes", "Received broadcast bytes") \
153 m(+1, u64 tx_broadcast_packets, "tx_broadcast_packets", "Transmitted broadcast packets") \
154 m(+1, u64 tx_broadcast_bytes, "tx_broadcast_bytes", "Transmitted broadcast bytes") \
155 m(+1, u64 rx_out_of_buffer, "rx_out_of_buffer", "Receive out of buffer, no recv wqes events") \
157 m(+1, u64 tso_packets, "tso_packets", "Transmitted TSO packets") \
158 m(+1, u64 tso_bytes, "tso_bytes", "Transmitted TSO bytes") \
159 m(+1, u64 lro_packets, "lro_packets", "Received LRO packets") \
160 m(+1, u64 lro_bytes, "lro_bytes", "Received LRO bytes") \
161 m(+1, u64 sw_lro_queued, "sw_lro_queued", "Packets queued for SW LRO") \
162 m(+1, u64 sw_lro_flushed, "sw_lro_flushed", "Packets flushed from SW LRO") \
163 m(+1, u64 rx_csum_good, "rx_csum_good", "Received checksum valid packets") \
164 m(+1, u64 rx_csum_none, "rx_csum_none", "Received no checksum packets") \
165 m(+1, u64 tx_csum_offload, "tx_csum_offload", "Transmit checksum offload packets") \
166 m(+1, u64 tx_queue_dropped, "tx_queue_dropped", "Transmit queue dropped") \
167 m(+1, u64 tx_defragged, "tx_defragged", "Transmit queue defragged") \
168 m(+1, u64 rx_wqe_err, "rx_wqe_err", "Receive WQE errors")
170 #define MLX5E_VPORT_STATS_NUM (0 MLX5E_VPORT_STATS(MLX5E_STATS_COUNT))
172 struct mlx5e_vport_stats {
173 struct sysctl_ctx_list ctx;
175 MLX5E_VPORT_STATS(MLX5E_STATS_VAR)
176 u32 rx_out_of_buffer_prev;
179 #define MLX5E_PPORT_IEEE802_3_STATS(m) \
180 m(+1, u64 frames_tx, "frames_tx", "Frames transmitted") \
181 m(+1, u64 frames_rx, "frames_rx", "Frames received") \
182 m(+1, u64 check_seq_err, "check_seq_err", "Sequence errors") \
183 m(+1, u64 alignment_err, "alignment_err", "Alignment errors") \
184 m(+1, u64 octets_tx, "octets_tx", "Bytes transmitted") \
185 m(+1, u64 octets_received, "octets_received", "Bytes received") \
186 m(+1, u64 multicast_xmitted, "multicast_xmitted", "Multicast transmitted") \
187 m(+1, u64 broadcast_xmitted, "broadcast_xmitted", "Broadcast transmitted") \
188 m(+1, u64 multicast_rx, "multicast_rx", "Multicast received") \
189 m(+1, u64 broadcast_rx, "broadcast_rx", "Broadcast received") \
190 m(+1, u64 in_range_len_errors, "in_range_len_errors", "In range length errors") \
191 m(+1, u64 out_of_range_len, "out_of_range_len", "Out of range length errors") \
192 m(+1, u64 too_long_errors, "too_long_errors", "Too long errors") \
193 m(+1, u64 symbol_err, "symbol_err", "Symbol errors") \
194 m(+1, u64 mac_control_tx, "mac_control_tx", "MAC control transmitted") \
195 m(+1, u64 mac_control_rx, "mac_control_rx", "MAC control received") \
196 m(+1, u64 unsupported_op_rx, "unsupported_op_rx", "Unsupported operation received") \
197 m(+1, u64 pause_ctrl_rx, "pause_ctrl_rx", "Pause control received") \
198 m(+1, u64 pause_ctrl_tx, "pause_ctrl_tx", "Pause control transmitted")
200 #define MLX5E_PPORT_RFC2819_STATS(m) \
201 m(+1, u64 drop_events, "drop_events", "Dropped events") \
202 m(+1, u64 octets, "octets", "Octets") \
203 m(+1, u64 pkts, "pkts", "Packets") \
204 m(+1, u64 broadcast_pkts, "broadcast_pkts", "Broadcast packets") \
205 m(+1, u64 multicast_pkts, "multicast_pkts", "Multicast packets") \
206 m(+1, u64 crc_align_errors, "crc_align_errors", "CRC alignment errors") \
207 m(+1, u64 undersize_pkts, "undersize_pkts", "Undersized packets") \
208 m(+1, u64 oversize_pkts, "oversize_pkts", "Oversized packets") \
209 m(+1, u64 fragments, "fragments", "Fragments") \
210 m(+1, u64 jabbers, "jabbers", "Jabbers") \
211 m(+1, u64 collisions, "collisions", "Collisions")
213 #define MLX5E_PPORT_RFC2819_STATS_DEBUG(m) \
214 m(+1, u64 p64octets, "p64octets", "Bytes") \
215 m(+1, u64 p65to127octets, "p65to127octets", "Bytes") \
216 m(+1, u64 p128to255octets, "p128to255octets", "Bytes") \
217 m(+1, u64 p256to511octets, "p256to511octets", "Bytes") \
218 m(+1, u64 p512to1023octets, "p512to1023octets", "Bytes") \
219 m(+1, u64 p1024to1518octets, "p1024to1518octets", "Bytes") \
220 m(+1, u64 p1519to2047octets, "p1519to2047octets", "Bytes") \
221 m(+1, u64 p2048to4095octets, "p2048to4095octets", "Bytes") \
222 m(+1, u64 p4096to8191octets, "p4096to8191octets", "Bytes") \
223 m(+1, u64 p8192to10239octets, "p8192to10239octets", "Bytes")
225 #define MLX5E_PPORT_RFC2863_STATS_DEBUG(m) \
226 m(+1, u64 in_octets, "in_octets", "In octets") \
227 m(+1, u64 in_ucast_pkts, "in_ucast_pkts", "In unicast packets") \
228 m(+1, u64 in_discards, "in_discards", "In discards") \
229 m(+1, u64 in_errors, "in_errors", "In errors") \
230 m(+1, u64 in_unknown_protos, "in_unknown_protos", "In unknown protocols") \
231 m(+1, u64 out_octets, "out_octets", "Out octets") \
232 m(+1, u64 out_ucast_pkts, "out_ucast_pkts", "Out unicast packets") \
233 m(+1, u64 out_discards, "out_discards", "Out discards") \
234 m(+1, u64 out_errors, "out_errors", "Out errors") \
235 m(+1, u64 in_multicast_pkts, "in_multicast_pkts", "In multicast packets") \
236 m(+1, u64 in_broadcast_pkts, "in_broadcast_pkts", "In broadcast packets") \
237 m(+1, u64 out_multicast_pkts, "out_multicast_pkts", "Out multicast packets") \
238 m(+1, u64 out_broadcast_pkts, "out_broadcast_pkts", "Out broadcast packets")
240 #define MLX5E_PPORT_PHYSICAL_LAYER_STATS_DEBUG(m) \
241 m(+1, u64 time_since_last_clear, "time_since_last_clear", \
242 "Time since the last counters clear event (msec)") \
243 m(+1, u64 symbol_errors, "symbol_errors", "Symbol errors") \
244 m(+1, u64 sync_headers_errors, "sync_headers_errors", "Sync header error counter") \
245 m(+1, u64 bip_errors_lane0, "edpl_bip_errors_lane0", \
246 "Indicates the number of PRBS errors on lane 0") \
247 m(+1, u64 bip_errors_lane1, "edpl_bip_errors_lane1", \
248 "Indicates the number of PRBS errors on lane 1") \
249 m(+1, u64 bip_errors_lane2, "edpl_bip_errors_lane2", \
250 "Indicates the number of PRBS errors on lane 2") \
251 m(+1, u64 bip_errors_lane3, "edpl_bip_errors_lane3", \
252 "Indicates the number of PRBS errors on lane 3") \
253 m(+1, u64 fc_corrected_blocks_lane0, "fc_corrected_blocks_lane0", \
254 "FEC correctable block counter lane 0") \
255 m(+1, u64 fc_corrected_blocks_lane1, "fc_corrected_blocks_lane1", \
256 "FEC correctable block counter lane 1") \
257 m(+1, u64 fc_corrected_blocks_lane2, "fc_corrected_blocks_lane2", \
258 "FEC correctable block counter lane 2") \
259 m(+1, u64 fc_corrected_blocks_lane3, "fc_corrected_blocks_lane3", \
260 "FEC correctable block counter lane 3") \
261 m(+1, u64 rs_corrected_blocks, "rs_corrected_blocks", \
262 "FEC correcable block counter") \
263 m(+1, u64 rs_uncorrectable_blocks, "rs_uncorrectable_blocks", \
264 "FEC uncorrecable block counter") \
265 m(+1, u64 rs_no_errors_blocks, "rs_no_errors_blocks", \
266 "The number of RS-FEC blocks received that had no errors") \
267 m(+1, u64 rs_single_error_blocks, "rs_single_error_blocks", \
268 "The number of corrected RS-FEC blocks received that had" \
269 "exactly 1 error symbol") \
270 m(+1, u64 rs_corrected_symbols_total, "rs_corrected_symbols_total", \
271 "Port FEC corrected symbol counter") \
272 m(+1, u64 rs_corrected_symbols_lane0, "rs_corrected_symbols_lane0", \
273 "FEC corrected symbol counter lane 0") \
274 m(+1, u64 rs_corrected_symbols_lane1, "rs_corrected_symbols_lane1", \
275 "FEC corrected symbol counter lane 1") \
276 m(+1, u64 rs_corrected_symbols_lane2, "rs_corrected_symbols_lane2", \
277 "FEC corrected symbol counter lane 2") \
278 m(+1, u64 rs_corrected_symbols_lane3, "rs_corrected_symbols_lane3", \
279 "FEC corrected symbol counter lane 3") \
282 * Make sure to update mlx5e_update_pport_counters()
283 * when adding a new MLX5E_PPORT_STATS block
285 #define MLX5E_PPORT_STATS(m) \
286 MLX5E_PPORT_IEEE802_3_STATS(m) \
287 MLX5E_PPORT_RFC2819_STATS(m)
289 #define MLX5E_PORT_STATS_DEBUG(m) \
290 MLX5E_PPORT_RFC2819_STATS_DEBUG(m) \
291 MLX5E_PPORT_RFC2863_STATS_DEBUG(m) \
292 MLX5E_PPORT_PHYSICAL_LAYER_STATS_DEBUG(m)
294 #define MLX5E_PPORT_IEEE802_3_STATS_NUM \
295 (0 MLX5E_PPORT_IEEE802_3_STATS(MLX5E_STATS_COUNT))
296 #define MLX5E_PPORT_RFC2819_STATS_NUM \
297 (0 MLX5E_PPORT_RFC2819_STATS(MLX5E_STATS_COUNT))
298 #define MLX5E_PPORT_STATS_NUM \
299 (0 MLX5E_PPORT_STATS(MLX5E_STATS_COUNT))
301 #define MLX5E_PPORT_RFC2819_STATS_DEBUG_NUM \
302 (0 MLX5E_PPORT_RFC2819_STATS_DEBUG(MLX5E_STATS_COUNT))
303 #define MLX5E_PPORT_RFC2863_STATS_DEBUG_NUM \
304 (0 MLX5E_PPORT_RFC2863_STATS_DEBUG(MLX5E_STATS_COUNT))
305 #define MLX5E_PPORT_PHYSICAL_LAYER_STATS_DEBUG_NUM \
306 (0 MLX5E_PPORT_PHYSICAL_LAYER_STATS_DEBUG(MLX5E_STATS_COUNT))
307 #define MLX5E_PORT_STATS_DEBUG_NUM \
308 (0 MLX5E_PORT_STATS_DEBUG(MLX5E_STATS_COUNT))
310 struct mlx5e_pport_stats {
311 struct sysctl_ctx_list ctx;
313 MLX5E_PPORT_STATS(MLX5E_STATS_VAR)
316 struct mlx5e_port_stats_debug {
317 struct sysctl_ctx_list ctx;
319 MLX5E_PORT_STATS_DEBUG(MLX5E_STATS_VAR)
322 #define MLX5E_RQ_STATS(m) \
323 m(+1, u64 packets, "packets", "Received packets") \
324 m(+1, u64 csum_none, "csum_none", "Received packets") \
325 m(+1, u64 lro_packets, "lro_packets", "Received packets") \
326 m(+1, u64 lro_bytes, "lro_bytes", "Received packets") \
327 m(+1, u64 sw_lro_queued, "sw_lro_queued", "Packets queued for SW LRO") \
328 m(+1, u64 sw_lro_flushed, "sw_lro_flushed", "Packets flushed from SW LRO") \
329 m(+1, u64 wqe_err, "wqe_err", "Received packets")
331 #define MLX5E_RQ_STATS_NUM (0 MLX5E_RQ_STATS(MLX5E_STATS_COUNT))
333 struct mlx5e_rq_stats {
334 struct sysctl_ctx_list ctx;
336 MLX5E_RQ_STATS(MLX5E_STATS_VAR)
339 #define MLX5E_SQ_STATS(m) \
340 m(+1, u64 packets, "packets", "Transmitted packets") \
341 m(+1, u64 tso_packets, "tso_packets", "Transmitted packets") \
342 m(+1, u64 tso_bytes, "tso_bytes", "Transmitted bytes") \
343 m(+1, u64 csum_offload_none, "csum_offload_none", "Transmitted packets") \
344 m(+1, u64 defragged, "defragged", "Transmitted packets") \
345 m(+1, u64 dropped, "dropped", "Transmitted packets") \
346 m(+1, u64 nop, "nop", "Transmitted packets")
348 #define MLX5E_SQ_STATS_NUM (0 MLX5E_SQ_STATS(MLX5E_STATS_COUNT))
350 struct mlx5e_sq_stats {
351 struct sysctl_ctx_list ctx;
353 MLX5E_SQ_STATS(MLX5E_STATS_VAR)
357 struct mlx5e_vport_stats vport;
358 struct mlx5e_pport_stats pport;
359 struct mlx5e_port_stats_debug port_stats_debug;
362 struct mlx5e_rq_param {
363 u32 rqc [MLX5_ST_SZ_DW(rqc)];
364 struct mlx5_wq_param wq;
367 struct mlx5e_sq_param {
368 u32 sqc [MLX5_ST_SZ_DW(sqc)];
369 struct mlx5_wq_param wq;
372 struct mlx5e_cq_param {
373 u32 cqc [MLX5_ST_SZ_DW(cqc)];
374 struct mlx5_wq_param wq;
377 struct mlx5e_params {
381 u8 default_vlan_prio;
383 u8 rx_cq_moderation_mode;
384 u8 tx_cq_moderation_mode;
385 u16 rx_cq_moderation_usec;
386 u16 rx_cq_moderation_pkts;
387 u16 tx_cq_moderation_usec;
388 u16 tx_cq_moderation_pkts;
393 u16 rx_hash_log_tbl_sz;
394 u32 tx_pauseframe_control;
395 u32 rx_pauseframe_control;
398 #define MLX5E_PARAMS(m) \
399 m(+1, u64 tx_queue_size_max, "tx_queue_size_max", "Max send queue size") \
400 m(+1, u64 rx_queue_size_max, "rx_queue_size_max", "Max receive queue size") \
401 m(+1, u64 tx_queue_size, "tx_queue_size", "Default send queue size") \
402 m(+1, u64 rx_queue_size, "rx_queue_size", "Default receive queue size") \
403 m(+1, u64 channels, "channels", "Default number of channels") \
404 m(+1, u64 coalesce_usecs_max, "coalesce_usecs_max", "Maximum usecs for joining packets") \
405 m(+1, u64 coalesce_pkts_max, "coalesce_pkts_max", "Maximum packets to join") \
406 m(+1, u64 rx_coalesce_usecs, "rx_coalesce_usecs", "Limit in usec for joining rx packets") \
407 m(+1, u64 rx_coalesce_pkts, "rx_coalesce_pkts", "Maximum number of rx packets to join") \
408 m(+1, u64 rx_coalesce_mode, "rx_coalesce_mode", "0: EQE mode 1: CQE mode") \
409 m(+1, u64 tx_coalesce_usecs, "tx_coalesce_usecs", "Limit in usec for joining tx packets") \
410 m(+1, u64 tx_coalesce_pkts, "tx_coalesce_pkts", "Maximum number of tx packets to join") \
411 m(+1, u64 tx_coalesce_mode, "tx_coalesce_mode", "0: EQE mode 1: CQE mode") \
412 m(+1, u64 tx_bufring_disable, "tx_bufring_disable", "0: Enable bufring 1: Disable bufring") \
413 m(+1, u64 tx_completion_fact, "tx_completion_fact", "1..MAX: Completion event ratio") \
414 m(+1, u64 tx_completion_fact_max, "tx_completion_fact_max", "Maximum completion event ratio") \
415 m(+1, u64 hw_lro, "hw_lro", "set to enable hw_lro") \
416 m(+1, u64 cqe_zipping, "cqe_zipping", "0 : CQE zipping disabled") \
417 m(+1, u64 diag_pci_enable, "diag_pci_enable", "0: Disabled 1: Enabled") \
418 m(+1, u64 diag_general_enable, "diag_general_enable", "0: Disabled 1: Enabled")
420 #define MLX5E_PARAMS_NUM (0 MLX5E_PARAMS(MLX5E_STATS_COUNT))
422 struct mlx5e_params_ethtool {
424 MLX5E_PARAMS(MLX5E_STATS_VAR)
427 /* EEPROM Standards for plug in modules */
428 #ifndef MLX5E_ETH_MODULE_SFF_8472
429 #define MLX5E_ETH_MODULE_SFF_8472 0x1
430 #define MLX5E_ETH_MODULE_SFF_8472_LEN 128
433 #ifndef MLX5E_ETH_MODULE_SFF_8636
434 #define MLX5E_ETH_MODULE_SFF_8636 0x2
435 #define MLX5E_ETH_MODULE_SFF_8636_LEN 256
438 #ifndef MLX5E_ETH_MODULE_SFF_8436
439 #define MLX5E_ETH_MODULE_SFF_8436 0x3
440 #define MLX5E_ETH_MODULE_SFF_8436_LEN 256
443 /* EEPROM I2C Addresses */
444 #define MLX5E_I2C_ADDR_LOW 0x50
445 #define MLX5E_I2C_ADDR_HIGH 0x51
447 #define MLX5E_EEPROM_LOW_PAGE 0x0
448 #define MLX5E_EEPROM_HIGH_PAGE 0x3
450 #define MLX5E_EEPROM_HIGH_PAGE_OFFSET 128
451 #define MLX5E_EEPROM_PAGE_LENGTH 256
453 #define MLX5E_EEPROM_INFO_BYTES 0x3
456 /* data path - accessed per cqe */
459 /* data path - accessed per HW polling */
460 struct mlx5_core_cq mcq;
463 struct mlx5e_priv *priv;
464 struct mlx5_wq_ctrl wq_ctrl;
465 } __aligned(MLX5E_CACHELINE_SIZE);
467 struct mlx5e_rq_mbuf {
468 bus_dmamap_t dma_map;
475 struct mlx5_wq_ll wq;
477 bus_dma_tag_t dma_tag;
479 struct mlx5e_rq_mbuf *mbuf;
481 struct mlx5e_rq_stats stats;
483 #ifdef HAVE_TURBO_LRO
484 struct tlro_ctrl lro;
488 volatile int enabled;
492 struct mlx5_wq_ctrl wq_ctrl;
494 struct mlx5e_channel *channel;
495 struct callout watchdog;
496 } __aligned(MLX5E_CACHELINE_SIZE);
498 struct mlx5e_sq_mbuf {
499 bus_dmamap_t dma_map;
513 bus_dma_tag_t dma_tag;
514 struct mtx comp_lock;
516 /* dirtied @completion */
520 u16 pc __aligned(MLX5E_CACHELINE_SIZE);
522 u16 cev_counter; /* completion event counter */
523 u16 cev_factor; /* completion event factor */
524 u16 cev_next_state; /* next completion event state */
525 #define MLX5E_CEV_STATE_INITIAL 0 /* timer not started */
526 #define MLX5E_CEV_STATE_SEND_NOPS 1 /* send NOPs */
527 #define MLX5E_CEV_STATE_HOLD_NOPS 2 /* don't send NOPs yet */
528 u16 stopped; /* set if SQ is stopped */
529 struct callout cev_callout;
534 struct mlx5e_sq_stats stats;
538 struct taskqueue *sq_tq;
540 /* pointers to per packet info: write@xmit, read@completion */
541 struct mlx5e_sq_mbuf *mbuf;
545 struct mlx5_wq_cyc wq;
553 struct mlx5_wq_ctrl wq_ctrl;
554 struct mlx5e_priv *priv;
556 unsigned int queue_state;
557 } __aligned(MLX5E_CACHELINE_SIZE);
560 mlx5e_sq_has_room_for(struct mlx5e_sq *sq, u16 n)
565 return ((sq->wq.sz_m1 & (cc - pc)) >= n || cc == pc);
568 struct mlx5e_channel {
571 struct mlx5e_sq sq[MLX5E_MAX_TX_NUM_TC];
577 struct mlx5e_priv *priv;
580 } __aligned(MLX5E_CACHELINE_SIZE);
582 enum mlx5e_traffic_types {
587 MLX5E_TT_IPV4_IPSEC_AH,
588 MLX5E_TT_IPV6_IPSEC_AH,
589 MLX5E_TT_IPV4_IPSEC_ESP,
590 MLX5E_TT_IPV6_IPSEC_ESP,
598 MLX5E_RQT_SPREADING = 0,
599 MLX5E_RQT_DEFAULT_RQ = 1,
603 struct mlx5e_eth_addr_info {
604 u8 addr [ETH_ALEN + 2];
606 u32 ft_ix[MLX5E_NUM_TT]; /* flow table index per traffic type */
609 #define MLX5E_ETH_ADDR_HASH_SIZE (1 << BITS_PER_BYTE)
611 struct mlx5e_eth_addr_hash_node;
613 struct mlx5e_eth_addr_hash_head {
614 struct mlx5e_eth_addr_hash_node *lh_first;
617 struct mlx5e_eth_addr_db {
618 struct mlx5e_eth_addr_hash_head if_uc[MLX5E_ETH_ADDR_HASH_SIZE];
619 struct mlx5e_eth_addr_hash_head if_mc[MLX5E_ETH_ADDR_HASH_SIZE];
620 struct mlx5e_eth_addr_info broadcast;
621 struct mlx5e_eth_addr_info allmulti;
622 struct mlx5e_eth_addr_info promisc;
623 bool broadcast_enabled;
624 bool allmulti_enabled;
625 bool promisc_enabled;
629 MLX5E_STATE_ASYNC_EVENTS_ENABLE,
633 struct mlx5e_vlan_db {
634 unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
635 u32 active_vlans_ft_ix[VLAN_N_VID];
636 u32 untagged_rule_ft_ix;
637 u32 any_vlan_rule_ft_ix;
638 bool filter_disabled;
641 struct mlx5e_flow_table {
647 struct mlx5_core_dev *mdev; /* must be first */
649 /* priv data path fields - start */
650 int order_base_2_num_channels;
651 int queue_mapping_channel_mask;
653 int default_vlan_prio;
654 /* priv data path fields - end */
658 #define PRIV_LOCK(priv) sx_xlock(&(priv)->state_lock)
659 #define PRIV_UNLOCK(priv) sx_xunlock(&(priv)->state_lock)
660 #define PRIV_LOCKED(priv) sx_xlocked(&(priv)->state_lock)
661 struct sx state_lock; /* Protects Interface state */
662 struct mlx5_uar cq_uar;
665 struct mlx5_core_mr mr;
667 struct mlx5e_channel *volatile *channel;
668 u32 tisn[MLX5E_MAX_TX_NUM_TC];
670 u32 tirn[MLX5E_NUM_TT];
672 struct mlx5e_flow_table ft;
673 struct mlx5e_eth_addr_db eth_addr;
674 struct mlx5e_vlan_db vlan;
676 struct mlx5e_params params;
677 struct mlx5e_params_ethtool params_ethtool;
678 union mlx5_core_pci_diagnostics params_pci;
679 union mlx5_core_general_diagnostics params_general;
680 struct mtx async_events_mtx; /* sync hw events */
681 struct work_struct update_stats_work;
682 struct work_struct update_carrier_work;
683 struct work_struct set_rx_mode_work;
684 MLX5_DECLARE_DOORBELL_LOCK(doorbell_lock)
687 struct sysctl_ctx_list sysctl_ctx;
688 struct sysctl_oid *sysctl_ifnet;
689 struct sysctl_oid *sysctl_hw;
691 struct mlx5e_stats stats;
694 eventhandler_tag vlan_detach;
695 eventhandler_tag vlan_attach;
696 struct ifmedia media;
697 int media_status_last;
698 int media_active_last;
700 struct callout watchdog;
703 #define MLX5E_NET_IP_ALIGN 2
705 struct mlx5e_tx_wqe {
706 struct mlx5_wqe_ctrl_seg ctrl;
707 struct mlx5_wqe_eth_seg eth;
710 struct mlx5e_rx_wqe {
711 struct mlx5_wqe_srq_next_seg next;
712 struct mlx5_wqe_data_seg data;
715 struct mlx5e_eeprom {
727 enum mlx5e_link_mode {
728 MLX5E_1000BASE_CX_SGMII = 0,
729 MLX5E_1000BASE_KX = 1,
730 MLX5E_10GBASE_CX4 = 2,
731 MLX5E_10GBASE_KX4 = 3,
732 MLX5E_10GBASE_KR = 4,
733 MLX5E_20GBASE_KR2 = 5,
734 MLX5E_40GBASE_CR4 = 6,
735 MLX5E_40GBASE_KR4 = 7,
736 MLX5E_56GBASE_R4 = 8,
737 MLX5E_10GBASE_CR = 12,
738 MLX5E_10GBASE_SR = 13,
739 MLX5E_10GBASE_LR = 14,
740 MLX5E_40GBASE_SR4 = 15,
741 MLX5E_40GBASE_LR4 = 16,
742 MLX5E_100GBASE_CR4 = 20,
743 MLX5E_100GBASE_SR4 = 21,
744 MLX5E_100GBASE_KR4 = 22,
745 MLX5E_100GBASE_LR4 = 23,
746 MLX5E_100BASE_TX = 24,
747 MLX5E_100BASE_T = 25,
748 MLX5E_10GBASE_T = 26,
749 MLX5E_25GBASE_CR = 27,
750 MLX5E_25GBASE_KR = 28,
751 MLX5E_25GBASE_SR = 29,
752 MLX5E_50GBASE_CR2 = 30,
753 MLX5E_50GBASE_KR2 = 31,
754 MLX5E_LINK_MODES_NUMBER,
757 #define MLX5E_PROT_MASK(link_mode) (1 << (link_mode))
758 #define MLX5E_FLD_MAX(typ, fld) ((1ULL << __mlx5_bit_sz(typ, fld)) - 1ULL)
760 int mlx5e_xmit(struct ifnet *, struct mbuf *);
762 int mlx5e_open_locked(struct ifnet *);
763 int mlx5e_close_locked(struct ifnet *);
765 void mlx5e_cq_error_event(struct mlx5_core_cq *mcq, int event);
766 void mlx5e_rx_cq_comp(struct mlx5_core_cq *);
767 void mlx5e_tx_cq_comp(struct mlx5_core_cq *);
768 struct mlx5_cqe64 *mlx5e_get_cqe(struct mlx5e_cq *cq);
769 void mlx5e_tx_que(void *context, int pending);
771 int mlx5e_open_flow_table(struct mlx5e_priv *priv);
772 void mlx5e_close_flow_table(struct mlx5e_priv *priv);
773 void mlx5e_set_rx_mode_core(struct mlx5e_priv *priv);
774 void mlx5e_set_rx_mode_work(struct work_struct *work);
776 void mlx5e_vlan_rx_add_vid(void *, struct ifnet *, u16);
777 void mlx5e_vlan_rx_kill_vid(void *, struct ifnet *, u16);
778 void mlx5e_enable_vlan_filter(struct mlx5e_priv *priv);
779 void mlx5e_disable_vlan_filter(struct mlx5e_priv *priv);
780 int mlx5e_add_all_vlan_rules(struct mlx5e_priv *priv);
781 void mlx5e_del_all_vlan_rules(struct mlx5e_priv *priv);
784 mlx5e_tx_notify_hw(struct mlx5e_sq *sq, u32 *wqe, int bf_sz)
786 u16 ofst = MLX5_BF_OFFSET + sq->bf_offset;
788 /* ensure wqe is visible to device before updating doorbell record */
791 *sq->wq.db = cpu_to_be32(sq->pc);
794 * Ensure the doorbell record is visible to device before ringing
800 __iowrite64_copy(sq->uar.bf_map + ofst, wqe, bf_sz);
802 /* flush the write-combining mapped buffer */
806 mlx5_write64(wqe, sq->uar.map + ofst,
807 MLX5_GET_DOORBELL_LOCK(&sq->priv->doorbell_lock));
810 sq->bf_offset ^= sq->bf_buf_size;
814 mlx5e_cq_arm(struct mlx5e_cq *cq, spinlock_t *dblock)
816 struct mlx5_core_cq *mcq;
819 mlx5_cq_arm(mcq, MLX5_CQ_DB_REQ_NOT, mcq->uar->map, dblock, cq->wq.cc);
822 extern const struct ethtool_ops mlx5e_ethtool_ops;
823 void mlx5e_create_ethtool(struct mlx5e_priv *);
824 void mlx5e_create_stats(struct sysctl_ctx_list *,
825 struct sysctl_oid_list *, const char *,
826 const char **, unsigned, u64 *);
827 void mlx5e_send_nop(struct mlx5e_sq *, u32);
828 void mlx5e_sq_cev_timeout(void *);
829 int mlx5e_refresh_channel_params(struct mlx5e_priv *);
830 int mlx5e_open_cq(struct mlx5e_priv *, struct mlx5e_cq_param *,
831 struct mlx5e_cq *, mlx5e_cq_comp_t *, int eq_ix);
832 void mlx5e_close_cq(struct mlx5e_cq *);
833 void mlx5e_free_sq_db(struct mlx5e_sq *);
834 int mlx5e_alloc_sq_db(struct mlx5e_sq *);
835 int mlx5e_enable_sq(struct mlx5e_sq *, struct mlx5e_sq_param *, int tis_num);
836 int mlx5e_modify_sq(struct mlx5e_sq *, int curr_state, int next_state);
837 void mlx5e_disable_sq(struct mlx5e_sq *);
838 void mlx5e_drain_sq(struct mlx5e_sq *);
840 #endif /* _MLX5_EN_H_ */