1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 SoC device tree source
5 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
8 #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
9 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
10 #include <dt-bindings/clock/qcom,gpucc-sdm845.h>
11 #include <dt-bindings/clock/qcom,lpass-sdm845.h>
12 #include <dt-bindings/clock/qcom,rpmh.h>
13 #include <dt-bindings/clock/qcom,videocc-sdm845.h>
14 #include <dt-bindings/interconnect/qcom,sdm845.h>
15 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 #include <dt-bindings/phy/phy-qcom-qusb2.h>
17 #include <dt-bindings/power/qcom-rpmpd.h>
18 #include <dt-bindings/reset/qcom,sdm845-aoss.h>
19 #include <dt-bindings/reset/qcom,sdm845-pdc.h>
20 #include <dt-bindings/soc/qcom,apr.h>
21 #include <dt-bindings/soc/qcom,rpmh-rsc.h>
22 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
23 #include <dt-bindings/thermal/thermal.h>
26 interrupt-parent = <&intc>;
69 device_type = "memory";
70 /* We expect the bootloader to fill in the size */
71 reg = <0 0x80000000 0 0>;
79 hyp_mem: memory@85700000 {
80 reg = <0 0x85700000 0 0x600000>;
84 xbl_mem: memory@85e00000 {
85 reg = <0 0x85e00000 0 0x100000>;
89 aop_mem: memory@85fc0000 {
90 reg = <0 0x85fc0000 0 0x20000>;
94 aop_cmd_db_mem: memory@85fe0000 {
95 compatible = "qcom,cmd-db";
96 reg = <0x0 0x85fe0000 0 0x20000>;
100 smem_mem: memory@86000000 {
101 reg = <0x0 0x86000000 0 0x200000>;
105 tz_mem: memory@86200000 {
106 reg = <0 0x86200000 0 0x2d00000>;
110 rmtfs_mem: memory@88f00000 {
111 compatible = "qcom,rmtfs-mem";
112 reg = <0 0x88f00000 0 0x200000>;
115 qcom,client-id = <1>;
119 qseecom_mem: memory@8ab00000 {
120 reg = <0 0x8ab00000 0 0x1400000>;
124 camera_mem: memory@8bf00000 {
125 reg = <0 0x8bf00000 0 0x500000>;
129 ipa_fw_mem: memory@8c400000 {
130 reg = <0 0x8c400000 0 0x10000>;
134 ipa_gsi_mem: memory@8c410000 {
135 reg = <0 0x8c410000 0 0x5000>;
139 gpu_mem: memory@8c415000 {
140 reg = <0 0x8c415000 0 0x2000>;
144 adsp_mem: memory@8c500000 {
145 reg = <0 0x8c500000 0 0x1a00000>;
149 wlan_msa_mem: memory@8df00000 {
150 reg = <0 0x8df00000 0 0x100000>;
154 mpss_region: memory@8e000000 {
155 reg = <0 0x8e000000 0 0x7800000>;
159 venus_mem: memory@95800000 {
160 reg = <0 0x95800000 0 0x500000>;
164 cdsp_mem: memory@95d00000 {
165 reg = <0 0x95d00000 0 0x800000>;
169 mba_region: memory@96500000 {
170 reg = <0 0x96500000 0 0x200000>;
174 slpi_mem: memory@96700000 {
175 reg = <0 0x96700000 0 0x1400000>;
179 spss_mem: memory@97b00000 {
180 reg = <0 0x97b00000 0 0x100000>;
186 #address-cells = <2>;
191 compatible = "qcom,kryo385";
193 enable-method = "psci";
194 cpu-idle-states = <&LITTLE_CPU_SLEEP_0
197 capacity-dmips-mhz = <607>;
198 dynamic-power-coefficient = <100>;
199 qcom,freq-domain = <&cpufreq_hw 0>;
200 #cooling-cells = <2>;
201 next-level-cache = <&L2_0>;
203 compatible = "cache";
204 next-level-cache = <&L3_0>;
206 compatible = "cache";
213 compatible = "qcom,kryo385";
215 enable-method = "psci";
216 cpu-idle-states = <&LITTLE_CPU_SLEEP_0
219 capacity-dmips-mhz = <607>;
220 dynamic-power-coefficient = <100>;
221 qcom,freq-domain = <&cpufreq_hw 0>;
222 #cooling-cells = <2>;
223 next-level-cache = <&L2_100>;
225 compatible = "cache";
226 next-level-cache = <&L3_0>;
232 compatible = "qcom,kryo385";
234 enable-method = "psci";
235 cpu-idle-states = <&LITTLE_CPU_SLEEP_0
238 capacity-dmips-mhz = <607>;
239 dynamic-power-coefficient = <100>;
240 qcom,freq-domain = <&cpufreq_hw 0>;
241 #cooling-cells = <2>;
242 next-level-cache = <&L2_200>;
244 compatible = "cache";
245 next-level-cache = <&L3_0>;
251 compatible = "qcom,kryo385";
253 enable-method = "psci";
254 cpu-idle-states = <&LITTLE_CPU_SLEEP_0
257 capacity-dmips-mhz = <607>;
258 dynamic-power-coefficient = <100>;
259 qcom,freq-domain = <&cpufreq_hw 0>;
260 #cooling-cells = <2>;
261 next-level-cache = <&L2_300>;
263 compatible = "cache";
264 next-level-cache = <&L3_0>;
270 compatible = "qcom,kryo385";
272 enable-method = "psci";
273 capacity-dmips-mhz = <1024>;
274 cpu-idle-states = <&BIG_CPU_SLEEP_0
277 dynamic-power-coefficient = <396>;
278 qcom,freq-domain = <&cpufreq_hw 1>;
279 #cooling-cells = <2>;
280 next-level-cache = <&L2_400>;
282 compatible = "cache";
283 next-level-cache = <&L3_0>;
289 compatible = "qcom,kryo385";
291 enable-method = "psci";
292 capacity-dmips-mhz = <1024>;
293 cpu-idle-states = <&BIG_CPU_SLEEP_0
296 dynamic-power-coefficient = <396>;
297 qcom,freq-domain = <&cpufreq_hw 1>;
298 #cooling-cells = <2>;
299 next-level-cache = <&L2_500>;
301 compatible = "cache";
302 next-level-cache = <&L3_0>;
308 compatible = "qcom,kryo385";
310 enable-method = "psci";
311 capacity-dmips-mhz = <1024>;
312 cpu-idle-states = <&BIG_CPU_SLEEP_0
315 dynamic-power-coefficient = <396>;
316 qcom,freq-domain = <&cpufreq_hw 1>;
317 #cooling-cells = <2>;
318 next-level-cache = <&L2_600>;
320 compatible = "cache";
321 next-level-cache = <&L3_0>;
327 compatible = "qcom,kryo385";
329 enable-method = "psci";
330 capacity-dmips-mhz = <1024>;
331 cpu-idle-states = <&BIG_CPU_SLEEP_0
334 dynamic-power-coefficient = <396>;
335 qcom,freq-domain = <&cpufreq_hw 1>;
336 #cooling-cells = <2>;
337 next-level-cache = <&L2_700>;
339 compatible = "cache";
340 next-level-cache = <&L3_0>;
381 entry-method = "psci";
383 LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
384 compatible = "arm,idle-state";
385 idle-state-name = "little-power-down";
386 arm,psci-suspend-param = <0x40000003>;
387 entry-latency-us = <350>;
388 exit-latency-us = <461>;
389 min-residency-us = <1890>;
393 LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {
394 compatible = "arm,idle-state";
395 idle-state-name = "little-rail-power-down";
396 arm,psci-suspend-param = <0x40000004>;
397 entry-latency-us = <360>;
398 exit-latency-us = <531>;
399 min-residency-us = <3934>;
403 BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
404 compatible = "arm,idle-state";
405 idle-state-name = "big-power-down";
406 arm,psci-suspend-param = <0x40000003>;
407 entry-latency-us = <264>;
408 exit-latency-us = <621>;
409 min-residency-us = <952>;
413 BIG_CPU_SLEEP_1: cpu-sleep-1-1 {
414 compatible = "arm,idle-state";
415 idle-state-name = "big-rail-power-down";
416 arm,psci-suspend-param = <0x40000004>;
417 entry-latency-us = <702>;
418 exit-latency-us = <1061>;
419 min-residency-us = <4488>;
423 CLUSTER_SLEEP_0: cluster-sleep-0 {
424 compatible = "arm,idle-state";
425 idle-state-name = "cluster-power-down";
426 arm,psci-suspend-param = <0x400000F4>;
427 entry-latency-us = <3263>;
428 exit-latency-us = <6562>;
429 min-residency-us = <9987>;
436 compatible = "arm,armv8-pmuv3";
437 interrupts = <GIC_PPI 5 IRQ_TYPE_LEVEL_HIGH>;
441 compatible = "arm,armv8-timer";
442 interrupts = <GIC_PPI 1 IRQ_TYPE_LEVEL_LOW>,
443 <GIC_PPI 2 IRQ_TYPE_LEVEL_LOW>,
444 <GIC_PPI 3 IRQ_TYPE_LEVEL_LOW>,
445 <GIC_PPI 0 IRQ_TYPE_LEVEL_LOW>;
450 compatible = "fixed-clock";
452 clock-frequency = <38400000>;
453 clock-output-names = "xo_board";
456 sleep_clk: sleep-clk {
457 compatible = "fixed-clock";
459 clock-frequency = <32764>;
465 compatible = "qcom,scm-sdm845", "qcom,scm";
469 adsp_pas: remoteproc-adsp {
470 compatible = "qcom,sdm845-adsp-pas";
472 interrupts-extended = <&intc GIC_SPI 162 IRQ_TYPE_EDGE_RISING>,
473 <&adsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
474 <&adsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>,
475 <&adsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>,
476 <&adsp_smp2p_in 3 IRQ_TYPE_EDGE_RISING>;
477 interrupt-names = "wdog", "fatal", "ready",
478 "handover", "stop-ack";
480 clocks = <&rpmhcc RPMH_CXO_CLK>;
483 memory-region = <&adsp_mem>;
485 qcom,smem-states = <&adsp_smp2p_out 0>;
486 qcom,smem-state-names = "stop";
491 interrupts = <GIC_SPI 156 IRQ_TYPE_EDGE_RISING>;
493 qcom,remote-pid = <2>;
494 mboxes = <&apss_shared 8>;
497 compatible = "qcom,apr-v2";
498 qcom,glink-channels = "apr_audio_svc";
499 qcom,apr-domain = <APR_DOMAIN_ADSP>;
500 #address-cells = <1>;
502 qcom,intents = <512 20>;
505 reg = <APR_SVC_ADSP_CORE>;
506 compatible = "qcom,q6core";
507 qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
510 q6afe: apr-service@4 {
511 compatible = "qcom,q6afe";
513 qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
515 compatible = "qcom,q6afe-dais";
516 #address-cells = <1>;
518 #sound-dai-cells = <1>;
522 q6asm: apr-service@7 {
523 compatible = "qcom,q6asm";
525 qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
527 compatible = "qcom,q6asm-dais";
528 #address-cells = <1>;
530 #sound-dai-cells = <1>;
531 iommus = <&apps_smmu 0x1821 0x0>;
535 q6adm: apr-service@8 {
536 compatible = "qcom,q6adm";
538 qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
540 compatible = "qcom,q6adm-routing";
541 #sound-dai-cells = <0>;
547 compatible = "qcom,fastrpc";
548 qcom,glink-channels = "fastrpcglink-apps-dsp";
550 #address-cells = <1>;
554 compatible = "qcom,fastrpc-compute-cb";
556 iommus = <&apps_smmu 0x1823 0x0>;
560 compatible = "qcom,fastrpc-compute-cb";
562 iommus = <&apps_smmu 0x1824 0x0>;
568 cdsp_pas: remoteproc-cdsp {
569 compatible = "qcom,sdm845-cdsp-pas";
571 interrupts-extended = <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>,
572 <&cdsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
573 <&cdsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>,
574 <&cdsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>,
575 <&cdsp_smp2p_in 3 IRQ_TYPE_EDGE_RISING>;
576 interrupt-names = "wdog", "fatal", "ready",
577 "handover", "stop-ack";
579 clocks = <&rpmhcc RPMH_CXO_CLK>;
582 memory-region = <&cdsp_mem>;
584 qcom,smem-states = <&cdsp_smp2p_out 0>;
585 qcom,smem-state-names = "stop";
590 interrupts = <GIC_SPI 574 IRQ_TYPE_EDGE_RISING>;
592 qcom,remote-pid = <5>;
593 mboxes = <&apss_shared 4>;
595 compatible = "qcom,fastrpc";
596 qcom,glink-channels = "fastrpcglink-apps-dsp";
598 #address-cells = <1>;
602 compatible = "qcom,fastrpc-compute-cb";
604 iommus = <&apps_smmu 0x1401 0x30>;
608 compatible = "qcom,fastrpc-compute-cb";
610 iommus = <&apps_smmu 0x1402 0x30>;
614 compatible = "qcom,fastrpc-compute-cb";
616 iommus = <&apps_smmu 0x1403 0x30>;
620 compatible = "qcom,fastrpc-compute-cb";
622 iommus = <&apps_smmu 0x1404 0x30>;
626 compatible = "qcom,fastrpc-compute-cb";
628 iommus = <&apps_smmu 0x1405 0x30>;
632 compatible = "qcom,fastrpc-compute-cb";
634 iommus = <&apps_smmu 0x1406 0x30>;
638 compatible = "qcom,fastrpc-compute-cb";
640 iommus = <&apps_smmu 0x1407 0x30>;
644 compatible = "qcom,fastrpc-compute-cb";
646 iommus = <&apps_smmu 0x1408 0x30>;
653 compatible = "qcom,tcsr-mutex";
654 syscon = <&tcsr_mutex_regs 0 0x1000>;
659 compatible = "qcom,smem";
660 memory-region = <&smem_mem>;
661 hwlocks = <&tcsr_mutex 3>;
665 compatible = "qcom,smp2p";
666 qcom,smem = <94>, <432>;
668 interrupts = <GIC_SPI 576 IRQ_TYPE_EDGE_RISING>;
670 mboxes = <&apss_shared 6>;
672 qcom,local-pid = <0>;
673 qcom,remote-pid = <5>;
675 cdsp_smp2p_out: master-kernel {
676 qcom,entry-name = "master-kernel";
677 #qcom,smem-state-cells = <1>;
680 cdsp_smp2p_in: slave-kernel {
681 qcom,entry-name = "slave-kernel";
683 interrupt-controller;
684 #interrupt-cells = <2>;
689 compatible = "qcom,smp2p";
690 qcom,smem = <443>, <429>;
692 interrupts = <GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
694 mboxes = <&apss_shared 10>;
696 qcom,local-pid = <0>;
697 qcom,remote-pid = <2>;
699 adsp_smp2p_out: master-kernel {
700 qcom,entry-name = "master-kernel";
701 #qcom,smem-state-cells = <1>;
704 adsp_smp2p_in: slave-kernel {
705 qcom,entry-name = "slave-kernel";
707 interrupt-controller;
708 #interrupt-cells = <2>;
713 compatible = "qcom,smp2p";
714 qcom,smem = <435>, <428>;
715 interrupts = <GIC_SPI 451 IRQ_TYPE_EDGE_RISING>;
716 mboxes = <&apss_shared 14>;
717 qcom,local-pid = <0>;
718 qcom,remote-pid = <1>;
720 modem_smp2p_out: master-kernel {
721 qcom,entry-name = "master-kernel";
722 #qcom,smem-state-cells = <1>;
725 modem_smp2p_in: slave-kernel {
726 qcom,entry-name = "slave-kernel";
727 interrupt-controller;
728 #interrupt-cells = <2>;
731 ipa_smp2p_out: ipa-ap-to-modem {
732 qcom,entry-name = "ipa";
733 #qcom,smem-state-cells = <1>;
736 ipa_smp2p_in: ipa-modem-to-ap {
737 qcom,entry-name = "ipa";
738 interrupt-controller;
739 #interrupt-cells = <2>;
744 compatible = "qcom,smp2p";
745 qcom,smem = <481>, <430>;
746 interrupts = <GIC_SPI 172 IRQ_TYPE_EDGE_RISING>;
747 mboxes = <&apss_shared 26>;
748 qcom,local-pid = <0>;
749 qcom,remote-pid = <3>;
751 slpi_smp2p_out: master-kernel {
752 qcom,entry-name = "master-kernel";
753 #qcom,smem-state-cells = <1>;
756 slpi_smp2p_in: slave-kernel {
757 qcom,entry-name = "slave-kernel";
758 interrupt-controller;
759 #interrupt-cells = <2>;
764 compatible = "arm,psci-1.0";
769 #address-cells = <2>;
771 ranges = <0 0 0 0 0x10 0>;
772 dma-ranges = <0 0 0 0 0x10 0>;
773 compatible = "simple-bus";
775 gcc: clock-controller@100000 {
776 compatible = "qcom,gcc-sdm845";
777 reg = <0 0x00100000 0 0x1f0000>;
780 #power-domain-cells = <1>;
784 compatible = "qcom,qfprom";
785 reg = <0 0x00784000 0 0x8ff>;
786 #address-cells = <1>;
789 qusb2p_hstx_trim: hstx-trim-primary@1eb {
794 qusb2s_hstx_trim: hstx-trim-secondary@1eb {
801 compatible = "qcom,prng-ee";
802 reg = <0 0x00793000 0 0x1000>;
803 clocks = <&gcc GCC_PRNG_AHB_CLK>;
804 clock-names = "core";
807 qupv3_id_0: geniqup@8c0000 {
808 compatible = "qcom,geni-se-qup";
809 reg = <0 0x008c0000 0 0x6000>;
810 clock-names = "m-ahb", "s-ahb";
811 clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
812 <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
813 #address-cells = <2>;
819 compatible = "qcom,geni-i2c";
820 reg = <0 0x00880000 0 0x4000>;
822 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
823 pinctrl-names = "default";
824 pinctrl-0 = <&qup_i2c0_default>;
825 interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
826 #address-cells = <1>;
832 compatible = "qcom,geni-spi";
833 reg = <0 0x00880000 0 0x4000>;
835 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
836 pinctrl-names = "default";
837 pinctrl-0 = <&qup_spi0_default>;
838 interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
839 #address-cells = <1>;
844 uart0: serial@880000 {
845 compatible = "qcom,geni-uart";
846 reg = <0 0x00880000 0 0x4000>;
848 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
849 pinctrl-names = "default";
850 pinctrl-0 = <&qup_uart0_default>;
851 interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
856 compatible = "qcom,geni-i2c";
857 reg = <0 0x00884000 0 0x4000>;
859 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
860 pinctrl-names = "default";
861 pinctrl-0 = <&qup_i2c1_default>;
862 interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>;
863 #address-cells = <1>;
869 compatible = "qcom,geni-spi";
870 reg = <0 0x00884000 0 0x4000>;
872 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
873 pinctrl-names = "default";
874 pinctrl-0 = <&qup_spi1_default>;
875 interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>;
876 #address-cells = <1>;
881 uart1: serial@884000 {
882 compatible = "qcom,geni-uart";
883 reg = <0 0x00884000 0 0x4000>;
885 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
886 pinctrl-names = "default";
887 pinctrl-0 = <&qup_uart1_default>;
888 interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>;
893 compatible = "qcom,geni-i2c";
894 reg = <0 0x00888000 0 0x4000>;
896 clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
897 pinctrl-names = "default";
898 pinctrl-0 = <&qup_i2c2_default>;
899 interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>;
900 #address-cells = <1>;
906 compatible = "qcom,geni-spi";
907 reg = <0 0x00888000 0 0x4000>;
909 clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
910 pinctrl-names = "default";
911 pinctrl-0 = <&qup_spi2_default>;
912 interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>;
913 #address-cells = <1>;
918 uart2: serial@888000 {
919 compatible = "qcom,geni-uart";
920 reg = <0 0x00888000 0 0x4000>;
922 clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
923 pinctrl-names = "default";
924 pinctrl-0 = <&qup_uart2_default>;
925 interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>;
930 compatible = "qcom,geni-i2c";
931 reg = <0 0x0088c000 0 0x4000>;
933 clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
934 pinctrl-names = "default";
935 pinctrl-0 = <&qup_i2c3_default>;
936 interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>;
937 #address-cells = <1>;
943 compatible = "qcom,geni-spi";
944 reg = <0 0x0088c000 0 0x4000>;
946 clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
947 pinctrl-names = "default";
948 pinctrl-0 = <&qup_spi3_default>;
949 interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>;
950 #address-cells = <1>;
955 uart3: serial@88c000 {
956 compatible = "qcom,geni-uart";
957 reg = <0 0x0088c000 0 0x4000>;
959 clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
960 pinctrl-names = "default";
961 pinctrl-0 = <&qup_uart3_default>;
962 interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>;
967 compatible = "qcom,geni-i2c";
968 reg = <0 0x00890000 0 0x4000>;
970 clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
971 pinctrl-names = "default";
972 pinctrl-0 = <&qup_i2c4_default>;
973 interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>;
974 #address-cells = <1>;
980 compatible = "qcom,geni-spi";
981 reg = <0 0x00890000 0 0x4000>;
983 clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
984 pinctrl-names = "default";
985 pinctrl-0 = <&qup_spi4_default>;
986 interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>;
987 #address-cells = <1>;
992 uart4: serial@890000 {
993 compatible = "qcom,geni-uart";
994 reg = <0 0x00890000 0 0x4000>;
996 clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
997 pinctrl-names = "default";
998 pinctrl-0 = <&qup_uart4_default>;
999 interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>;
1000 status = "disabled";
1004 compatible = "qcom,geni-i2c";
1005 reg = <0 0x00894000 0 0x4000>;
1007 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1008 pinctrl-names = "default";
1009 pinctrl-0 = <&qup_i2c5_default>;
1010 interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>;
1011 #address-cells = <1>;
1013 status = "disabled";
1017 compatible = "qcom,geni-spi";
1018 reg = <0 0x00894000 0 0x4000>;
1020 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1021 pinctrl-names = "default";
1022 pinctrl-0 = <&qup_spi5_default>;
1023 interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>;
1024 #address-cells = <1>;
1026 status = "disabled";
1029 uart5: serial@894000 {
1030 compatible = "qcom,geni-uart";
1031 reg = <0 0x00894000 0 0x4000>;
1033 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1034 pinctrl-names = "default";
1035 pinctrl-0 = <&qup_uart5_default>;
1036 interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>;
1037 status = "disabled";
1041 compatible = "qcom,geni-i2c";
1042 reg = <0 0x00898000 0 0x4000>;
1044 clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
1045 pinctrl-names = "default";
1046 pinctrl-0 = <&qup_i2c6_default>;
1047 interrupts = <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>;
1048 #address-cells = <1>;
1050 status = "disabled";
1054 compatible = "qcom,geni-spi";
1055 reg = <0 0x00898000 0 0x4000>;
1057 clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
1058 pinctrl-names = "default";
1059 pinctrl-0 = <&qup_spi6_default>;
1060 interrupts = <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>;
1061 #address-cells = <1>;
1063 status = "disabled";
1066 uart6: serial@898000 {
1067 compatible = "qcom,geni-uart";
1068 reg = <0 0x00898000 0 0x4000>;
1070 clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
1071 pinctrl-names = "default";
1072 pinctrl-0 = <&qup_uart6_default>;
1073 interrupts = <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>;
1074 status = "disabled";
1078 compatible = "qcom,geni-i2c";
1079 reg = <0 0x0089c000 0 0x4000>;
1081 clocks = <&gcc GCC_QUPV3_WRAP0_S7_CLK>;
1082 pinctrl-names = "default";
1083 pinctrl-0 = <&qup_i2c7_default>;
1084 interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>;
1085 #address-cells = <1>;
1087 status = "disabled";
1091 compatible = "qcom,geni-spi";
1092 reg = <0 0x0089c000 0 0x4000>;
1094 clocks = <&gcc GCC_QUPV3_WRAP0_S7_CLK>;
1095 pinctrl-names = "default";
1096 pinctrl-0 = <&qup_spi7_default>;
1097 interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>;
1098 #address-cells = <1>;
1100 status = "disabled";
1103 uart7: serial@89c000 {
1104 compatible = "qcom,geni-uart";
1105 reg = <0 0x0089c000 0 0x4000>;
1107 clocks = <&gcc GCC_QUPV3_WRAP0_S7_CLK>;
1108 pinctrl-names = "default";
1109 pinctrl-0 = <&qup_uart7_default>;
1110 interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>;
1111 status = "disabled";
1115 qupv3_id_1: geniqup@ac0000 {
1116 compatible = "qcom,geni-se-qup";
1117 reg = <0 0x00ac0000 0 0x6000>;
1118 clock-names = "m-ahb", "s-ahb";
1119 clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
1120 <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
1121 #address-cells = <2>;
1124 status = "disabled";
1127 compatible = "qcom,geni-i2c";
1128 reg = <0 0x00a80000 0 0x4000>;
1130 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1131 pinctrl-names = "default";
1132 pinctrl-0 = <&qup_i2c8_default>;
1133 interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1134 #address-cells = <1>;
1136 status = "disabled";
1140 compatible = "qcom,geni-spi";
1141 reg = <0 0x00a80000 0 0x4000>;
1143 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1144 pinctrl-names = "default";
1145 pinctrl-0 = <&qup_spi8_default>;
1146 interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1147 #address-cells = <1>;
1149 status = "disabled";
1152 uart8: serial@a80000 {
1153 compatible = "qcom,geni-uart";
1154 reg = <0 0x00a80000 0 0x4000>;
1156 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1157 pinctrl-names = "default";
1158 pinctrl-0 = <&qup_uart8_default>;
1159 interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1160 status = "disabled";
1164 compatible = "qcom,geni-i2c";
1165 reg = <0 0x00a84000 0 0x4000>;
1167 clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
1168 pinctrl-names = "default";
1169 pinctrl-0 = <&qup_i2c9_default>;
1170 interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1171 #address-cells = <1>;
1173 status = "disabled";
1177 compatible = "qcom,geni-spi";
1178 reg = <0 0x00a84000 0 0x4000>;
1180 clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
1181 pinctrl-names = "default";
1182 pinctrl-0 = <&qup_spi9_default>;
1183 interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1184 #address-cells = <1>;
1186 status = "disabled";
1189 uart9: serial@a84000 {
1190 compatible = "qcom,geni-debug-uart";
1191 reg = <0 0x00a84000 0 0x4000>;
1193 clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
1194 pinctrl-names = "default";
1195 pinctrl-0 = <&qup_uart9_default>;
1196 interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1197 status = "disabled";
1201 compatible = "qcom,geni-i2c";
1202 reg = <0 0x00a88000 0 0x4000>;
1204 clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
1205 pinctrl-names = "default";
1206 pinctrl-0 = <&qup_i2c10_default>;
1207 interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1208 #address-cells = <1>;
1210 status = "disabled";
1214 compatible = "qcom,geni-spi";
1215 reg = <0 0x00a88000 0 0x4000>;
1217 clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
1218 pinctrl-names = "default";
1219 pinctrl-0 = <&qup_spi10_default>;
1220 interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1221 #address-cells = <1>;
1223 status = "disabled";
1226 uart10: serial@a88000 {
1227 compatible = "qcom,geni-uart";
1228 reg = <0 0x00a88000 0 0x4000>;
1230 clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
1231 pinctrl-names = "default";
1232 pinctrl-0 = <&qup_uart10_default>;
1233 interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1234 status = "disabled";
1238 compatible = "qcom,geni-i2c";
1239 reg = <0 0x00a8c000 0 0x4000>;
1241 clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
1242 pinctrl-names = "default";
1243 pinctrl-0 = <&qup_i2c11_default>;
1244 interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1245 #address-cells = <1>;
1247 status = "disabled";
1251 compatible = "qcom,geni-spi";
1252 reg = <0 0x00a8c000 0 0x4000>;
1254 clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
1255 pinctrl-names = "default";
1256 pinctrl-0 = <&qup_spi11_default>;
1257 interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1258 #address-cells = <1>;
1260 status = "disabled";
1263 uart11: serial@a8c000 {
1264 compatible = "qcom,geni-uart";
1265 reg = <0 0x00a8c000 0 0x4000>;
1267 clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
1268 pinctrl-names = "default";
1269 pinctrl-0 = <&qup_uart11_default>;
1270 interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1271 status = "disabled";
1275 compatible = "qcom,geni-i2c";
1276 reg = <0 0x00a90000 0 0x4000>;
1278 clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
1279 pinctrl-names = "default";
1280 pinctrl-0 = <&qup_i2c12_default>;
1281 interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1282 #address-cells = <1>;
1284 status = "disabled";
1288 compatible = "qcom,geni-spi";
1289 reg = <0 0x00a90000 0 0x4000>;
1291 clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
1292 pinctrl-names = "default";
1293 pinctrl-0 = <&qup_spi12_default>;
1294 interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1295 #address-cells = <1>;
1297 status = "disabled";
1300 uart12: serial@a90000 {
1301 compatible = "qcom,geni-uart";
1302 reg = <0 0x00a90000 0 0x4000>;
1304 clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
1305 pinctrl-names = "default";
1306 pinctrl-0 = <&qup_uart12_default>;
1307 interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1308 status = "disabled";
1312 compatible = "qcom,geni-i2c";
1313 reg = <0 0x00a94000 0 0x4000>;
1315 clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
1316 pinctrl-names = "default";
1317 pinctrl-0 = <&qup_i2c13_default>;
1318 interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1319 #address-cells = <1>;
1321 status = "disabled";
1325 compatible = "qcom,geni-spi";
1326 reg = <0 0x00a94000 0 0x4000>;
1328 clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
1329 pinctrl-names = "default";
1330 pinctrl-0 = <&qup_spi13_default>;
1331 interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1332 #address-cells = <1>;
1334 status = "disabled";
1337 uart13: serial@a94000 {
1338 compatible = "qcom,geni-uart";
1339 reg = <0 0x00a94000 0 0x4000>;
1341 clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
1342 pinctrl-names = "default";
1343 pinctrl-0 = <&qup_uart13_default>;
1344 interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1345 status = "disabled";
1349 compatible = "qcom,geni-i2c";
1350 reg = <0 0x00a98000 0 0x4000>;
1352 clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
1353 pinctrl-names = "default";
1354 pinctrl-0 = <&qup_i2c14_default>;
1355 interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1356 #address-cells = <1>;
1358 status = "disabled";
1362 compatible = "qcom,geni-spi";
1363 reg = <0 0x00a98000 0 0x4000>;
1365 clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
1366 pinctrl-names = "default";
1367 pinctrl-0 = <&qup_spi14_default>;
1368 interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1369 #address-cells = <1>;
1371 status = "disabled";
1374 uart14: serial@a98000 {
1375 compatible = "qcom,geni-uart";
1376 reg = <0 0x00a98000 0 0x4000>;
1378 clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
1379 pinctrl-names = "default";
1380 pinctrl-0 = <&qup_uart14_default>;
1381 interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1382 status = "disabled";
1386 compatible = "qcom,geni-i2c";
1387 reg = <0 0x00a9c000 0 0x4000>;
1389 clocks = <&gcc GCC_QUPV3_WRAP1_S7_CLK>;
1390 pinctrl-names = "default";
1391 pinctrl-0 = <&qup_i2c15_default>;
1392 interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1393 #address-cells = <1>;
1395 status = "disabled";
1399 compatible = "qcom,geni-spi";
1400 reg = <0 0x00a9c000 0 0x4000>;
1402 clocks = <&gcc GCC_QUPV3_WRAP1_S7_CLK>;
1403 pinctrl-names = "default";
1404 pinctrl-0 = <&qup_spi15_default>;
1405 interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1406 #address-cells = <1>;
1408 status = "disabled";
1411 uart15: serial@a9c000 {
1412 compatible = "qcom,geni-uart";
1413 reg = <0 0x00a9c000 0 0x4000>;
1415 clocks = <&gcc GCC_QUPV3_WRAP1_S7_CLK>;
1416 pinctrl-names = "default";
1417 pinctrl-0 = <&qup_uart15_default>;
1418 interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1419 status = "disabled";
1423 system-cache-controller@1100000 {
1424 compatible = "qcom,sdm845-llcc";
1425 reg = <0 0x01100000 0 0x200000>, <0 0x01300000 0 0x50000>;
1426 reg-names = "llcc_base", "llcc_broadcast_base";
1427 interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>;
1430 pcie0: pci@1c00000 {
1431 compatible = "qcom,pcie-sdm845", "snps,dw-pcie";
1432 reg = <0 0x01c00000 0 0x2000>,
1433 <0 0x60000000 0 0xf1d>,
1434 <0 0x60000f20 0 0xa8>,
1435 <0 0x60100000 0 0x100000>;
1436 reg-names = "parf", "dbi", "elbi", "config";
1437 device_type = "pci";
1438 linux,pci-domain = <0>;
1439 bus-range = <0x00 0xff>;
1442 #address-cells = <3>;
1445 ranges = <0x01000000 0x0 0x60200000 0 0x60200000 0x0 0x100000>,
1446 <0x02000000 0x0 0x60300000 0 0x60300000 0x0 0xd00000>;
1448 interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
1449 interrupt-names = "msi";
1450 #interrupt-cells = <1>;
1451 interrupt-map-mask = <0 0 0 0x7>;
1452 interrupt-map = <0 0 0 1 &intc 0 149 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
1453 <0 0 0 2 &intc 0 150 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
1454 <0 0 0 3 &intc 0 151 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
1455 <0 0 0 4 &intc 0 152 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
1457 clocks = <&gcc GCC_PCIE_0_PIPE_CLK>,
1458 <&gcc GCC_PCIE_0_AUX_CLK>,
1459 <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
1460 <&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
1461 <&gcc GCC_PCIE_0_SLV_AXI_CLK>,
1462 <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>,
1463 <&gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>;
1464 clock-names = "pipe",
1472 iommus = <&apps_smmu 0x1c10 0xf>;
1473 iommu-map = <0x0 &apps_smmu 0x1c10 0x1>,
1474 <0x100 &apps_smmu 0x1c11 0x1>,
1475 <0x200 &apps_smmu 0x1c12 0x1>,
1476 <0x300 &apps_smmu 0x1c13 0x1>,
1477 <0x400 &apps_smmu 0x1c14 0x1>,
1478 <0x500 &apps_smmu 0x1c15 0x1>,
1479 <0x600 &apps_smmu 0x1c16 0x1>,
1480 <0x700 &apps_smmu 0x1c17 0x1>,
1481 <0x800 &apps_smmu 0x1c18 0x1>,
1482 <0x900 &apps_smmu 0x1c19 0x1>,
1483 <0xa00 &apps_smmu 0x1c1a 0x1>,
1484 <0xb00 &apps_smmu 0x1c1b 0x1>,
1485 <0xc00 &apps_smmu 0x1c1c 0x1>,
1486 <0xd00 &apps_smmu 0x1c1d 0x1>,
1487 <0xe00 &apps_smmu 0x1c1e 0x1>,
1488 <0xf00 &apps_smmu 0x1c1f 0x1>;
1490 resets = <&gcc GCC_PCIE_0_BCR>;
1491 reset-names = "pci";
1493 power-domains = <&gcc PCIE_0_GDSC>;
1495 phys = <&pcie0_lane>;
1496 phy-names = "pciephy";
1498 status = "disabled";
1501 pcie0_phy: phy@1c06000 {
1502 compatible = "qcom,sdm845-qmp-pcie-phy";
1503 reg = <0 0x01c06000 0 0x18c>;
1504 #address-cells = <2>;
1507 clocks = <&gcc GCC_PCIE_PHY_AUX_CLK>,
1508 <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
1509 <&gcc GCC_PCIE_0_CLKREF_CLK>,
1510 <&gcc GCC_PCIE_PHY_REFGEN_CLK>;
1511 clock-names = "aux", "cfg_ahb", "ref", "refgen";
1513 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
1514 reset-names = "phy";
1516 assigned-clocks = <&gcc GCC_PCIE_PHY_REFGEN_CLK>;
1517 assigned-clock-rates = <100000000>;
1519 status = "disabled";
1521 pcie0_lane: lanes@1c06200 {
1522 reg = <0 0x01c06200 0 0x128>,
1523 <0 0x01c06400 0 0x1fc>,
1524 <0 0x01c06800 0 0x218>,
1525 <0 0x01c06600 0 0x70>;
1526 clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
1527 clock-names = "pipe0";
1530 clock-output-names = "pcie_0_pipe_clk";
1534 pcie1: pci@1c08000 {
1535 compatible = "qcom,pcie-sdm845", "snps,dw-pcie";
1536 reg = <0 0x01c08000 0 0x2000>,
1537 <0 0x40000000 0 0xf1d>,
1538 <0 0x40000f20 0 0xa8>,
1539 <0 0x40100000 0 0x100000>;
1540 reg-names = "parf", "dbi", "elbi", "config";
1541 device_type = "pci";
1542 linux,pci-domain = <1>;
1543 bus-range = <0x00 0xff>;
1546 #address-cells = <3>;
1549 ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
1550 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;
1552 interrupts = <GIC_SPI 307 IRQ_TYPE_EDGE_RISING>;
1553 interrupt-names = "msi";
1554 #interrupt-cells = <1>;
1555 interrupt-map-mask = <0 0 0 0x7>;
1556 interrupt-map = <0 0 0 1 &intc 0 434 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
1557 <0 0 0 2 &intc 0 435 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
1558 <0 0 0 3 &intc 0 438 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
1559 <0 0 0 4 &intc 0 439 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
1561 clocks = <&gcc GCC_PCIE_1_PIPE_CLK>,
1562 <&gcc GCC_PCIE_1_AUX_CLK>,
1563 <&gcc GCC_PCIE_1_CFG_AHB_CLK>,
1564 <&gcc GCC_PCIE_1_MSTR_AXI_CLK>,
1565 <&gcc GCC_PCIE_1_SLV_AXI_CLK>,
1566 <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>,
1567 <&gcc GCC_PCIE_1_CLKREF_CLK>,
1568 <&gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>;
1569 clock-names = "pipe",
1578 assigned-clocks = <&gcc GCC_PCIE_1_AUX_CLK>;
1579 assigned-clock-rates = <19200000>;
1581 iommus = <&apps_smmu 0x1c00 0xf>;
1582 iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
1583 <0x100 &apps_smmu 0x1c01 0x1>,
1584 <0x200 &apps_smmu 0x1c02 0x1>,
1585 <0x300 &apps_smmu 0x1c03 0x1>,
1586 <0x400 &apps_smmu 0x1c04 0x1>,
1587 <0x500 &apps_smmu 0x1c05 0x1>,
1588 <0x600 &apps_smmu 0x1c06 0x1>,
1589 <0x700 &apps_smmu 0x1c07 0x1>,
1590 <0x800 &apps_smmu 0x1c08 0x1>,
1591 <0x900 &apps_smmu 0x1c09 0x1>,
1592 <0xa00 &apps_smmu 0x1c0a 0x1>,
1593 <0xb00 &apps_smmu 0x1c0b 0x1>,
1594 <0xc00 &apps_smmu 0x1c0c 0x1>,
1595 <0xd00 &apps_smmu 0x1c0d 0x1>,
1596 <0xe00 &apps_smmu 0x1c0e 0x1>,
1597 <0xf00 &apps_smmu 0x1c0f 0x1>;
1599 resets = <&gcc GCC_PCIE_1_BCR>;
1600 reset-names = "pci";
1602 power-domains = <&gcc PCIE_1_GDSC>;
1604 phys = <&pcie1_lane>;
1605 phy-names = "pciephy";
1607 status = "disabled";
1610 pcie1_phy: phy@1c0a000 {
1611 compatible = "qcom,sdm845-qhp-pcie-phy";
1612 reg = <0 0x01c0a000 0 0x800>;
1613 #address-cells = <2>;
1616 clocks = <&gcc GCC_PCIE_PHY_AUX_CLK>,
1617 <&gcc GCC_PCIE_1_CFG_AHB_CLK>,
1618 <&gcc GCC_PCIE_1_CLKREF_CLK>,
1619 <&gcc GCC_PCIE_PHY_REFGEN_CLK>;
1620 clock-names = "aux", "cfg_ahb", "ref", "refgen";
1622 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
1623 reset-names = "phy";
1625 assigned-clocks = <&gcc GCC_PCIE_PHY_REFGEN_CLK>;
1626 assigned-clock-rates = <100000000>;
1628 status = "disabled";
1630 pcie1_lane: lanes@1c06200 {
1631 reg = <0 0x01c0a800 0 0x800>,
1632 <0 0x01c0a800 0 0x800>,
1633 <0 0x01c0b800 0 0x400>;
1634 clocks = <&gcc GCC_PCIE_1_PIPE_CLK>;
1635 clock-names = "pipe0";
1638 clock-output-names = "pcie_1_pipe_clk";
1642 mem_noc: interconnect@1380000 {
1643 compatible = "qcom,sdm845-mem-noc";
1644 reg = <0 0x01380000 0 0x27200>;
1645 #interconnect-cells = <1>;
1646 qcom,bcm-voters = <&apps_bcm_voter>;
1649 dc_noc: interconnect@14e0000 {
1650 compatible = "qcom,sdm845-dc-noc";
1651 reg = <0 0x014e0000 0 0x400>;
1652 #interconnect-cells = <1>;
1653 qcom,bcm-voters = <&apps_bcm_voter>;
1656 config_noc: interconnect@1500000 {
1657 compatible = "qcom,sdm845-config-noc";
1658 reg = <0 0x01500000 0 0x5080>;
1659 #interconnect-cells = <1>;
1660 qcom,bcm-voters = <&apps_bcm_voter>;
1663 system_noc: interconnect@1620000 {
1664 compatible = "qcom,sdm845-system-noc";
1665 reg = <0 0x01620000 0 0x18080>;
1666 #interconnect-cells = <1>;
1667 qcom,bcm-voters = <&apps_bcm_voter>;
1670 aggre1_noc: interconnect@16e0000 {
1671 compatible = "qcom,sdm845-aggre1-noc";
1672 reg = <0 0x016e0000 0 0x15080>;
1673 #interconnect-cells = <1>;
1674 qcom,bcm-voters = <&apps_bcm_voter>;
1677 aggre2_noc: interconnect@1700000 {
1678 compatible = "qcom,sdm845-aggre2-noc";
1679 reg = <0 0x01700000 0 0x1f300>;
1680 #interconnect-cells = <1>;
1681 qcom,bcm-voters = <&apps_bcm_voter>;
1684 mmss_noc: interconnect@1740000 {
1685 compatible = "qcom,sdm845-mmss-noc";
1686 reg = <0 0x01740000 0 0x1c100>;
1687 #interconnect-cells = <1>;
1688 qcom,bcm-voters = <&apps_bcm_voter>;
1691 ufs_mem_hc: ufshc@1d84000 {
1692 compatible = "qcom,sdm845-ufshc", "qcom,ufshc",
1694 reg = <0 0x01d84000 0 0x2500>;
1695 interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
1696 phys = <&ufs_mem_phy_lanes>;
1697 phy-names = "ufsphy";
1698 lanes-per-direction = <2>;
1699 power-domains = <&gcc UFS_PHY_GDSC>;
1701 resets = <&gcc GCC_UFS_PHY_BCR>;
1702 reset-names = "rst";
1704 iommus = <&apps_smmu 0x100 0xf>;
1712 "tx_lane0_sync_clk",
1713 "rx_lane0_sync_clk",
1714 "rx_lane1_sync_clk";
1716 <&gcc GCC_UFS_PHY_AXI_CLK>,
1717 <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
1718 <&gcc GCC_UFS_PHY_AHB_CLK>,
1719 <&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,
1720 <&rpmhcc RPMH_CXO_CLK>,
1721 <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
1722 <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
1723 <&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>;
1725 <50000000 200000000>,
1728 <37500000 150000000>,
1734 status = "disabled";
1737 ufs_mem_phy: phy@1d87000 {
1738 compatible = "qcom,sdm845-qmp-ufs-phy";
1739 reg = <0 0x01d87000 0 0x18c>;
1740 #address-cells = <2>;
1743 clock-names = "ref",
1745 clocks = <&gcc GCC_UFS_MEM_CLKREF_CLK>,
1746 <&gcc GCC_UFS_PHY_PHY_AUX_CLK>;
1748 resets = <&ufs_mem_hc 0>;
1749 reset-names = "ufsphy";
1750 status = "disabled";
1752 ufs_mem_phy_lanes: lanes@1d87400 {
1753 reg = <0 0x01d87400 0 0x108>,
1754 <0 0x01d87600 0 0x1e0>,
1755 <0 0x01d87c00 0 0x1dc>,
1756 <0 0x01d87800 0 0x108>,
1757 <0 0x01d87a00 0 0x1e0>;
1763 compatible = "qcom,sdm845-ipa";
1764 reg = <0 0x1e40000 0 0x7000>,
1765 <0 0x1e47000 0 0x2000>,
1766 <0 0x1e04000 0 0x2c000>;
1767 reg-names = "ipa-reg",
1771 interrupts-extended = <&intc 0 311 IRQ_TYPE_EDGE_RISING>,
1772 <&intc 0 432 IRQ_TYPE_LEVEL_HIGH>,
1773 <&ipa_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
1774 <&ipa_smp2p_in 1 IRQ_TYPE_EDGE_RISING>;
1775 interrupt-names = "ipa",
1780 clocks = <&rpmhcc RPMH_IPA_CLK>;
1781 clock-names = "core";
1783 interconnects = <&aggre2_noc MASTER_IPA &mem_noc SLAVE_EBI1>,
1784 <&aggre2_noc MASTER_IPA &system_noc SLAVE_IMEM>,
1785 <&gladiator_noc MASTER_APPSS_PROC &config_noc SLAVE_IPA_CFG>;
1786 interconnect-names = "memory",
1790 qcom,smem-states = <&ipa_smp2p_out 0>,
1792 qcom,smem-state-names = "ipa-clock-enabled-valid",
1793 "ipa-clock-enabled";
1795 modem-remoteproc = <&mss_pil>;
1797 status = "disabled";
1800 tcsr_mutex_regs: syscon@1f40000 {
1801 compatible = "syscon";
1802 reg = <0 0x01f40000 0 0x40000>;
1805 tlmm: pinctrl@3400000 {
1806 compatible = "qcom,sdm845-pinctrl";
1807 reg = <0 0x03400000 0 0xc00000>;
1808 interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
1811 interrupt-controller;
1812 #interrupt-cells = <2>;
1813 gpio-ranges = <&tlmm 0 0 150>;
1814 wakeup-parent = <&pdc_intc>;
1816 qspi_clk: qspi-clk {
1819 function = "qspi_clk";
1823 qspi_cs0: qspi-cs0 {
1826 function = "qspi_cs";
1830 qspi_cs1: qspi-cs1 {
1833 function = "qspi_cs";
1837 qspi_data01: qspi-data01 {
1839 pins = "gpio91", "gpio92";
1840 function = "qspi_data";
1844 qspi_data12: qspi-data12 {
1846 pins = "gpio93", "gpio94";
1847 function = "qspi_data";
1851 qup_i2c0_default: qup-i2c0-default {
1853 pins = "gpio0", "gpio1";
1858 qup_i2c1_default: qup-i2c1-default {
1860 pins = "gpio17", "gpio18";
1865 qup_i2c2_default: qup-i2c2-default {
1867 pins = "gpio27", "gpio28";
1872 qup_i2c3_default: qup-i2c3-default {
1874 pins = "gpio41", "gpio42";
1879 qup_i2c4_default: qup-i2c4-default {
1881 pins = "gpio89", "gpio90";
1886 qup_i2c5_default: qup-i2c5-default {
1888 pins = "gpio85", "gpio86";
1893 qup_i2c6_default: qup-i2c6-default {
1895 pins = "gpio45", "gpio46";
1900 qup_i2c7_default: qup-i2c7-default {
1902 pins = "gpio93", "gpio94";
1907 qup_i2c8_default: qup-i2c8-default {
1909 pins = "gpio65", "gpio66";
1914 qup_i2c9_default: qup-i2c9-default {
1916 pins = "gpio6", "gpio7";
1921 qup_i2c10_default: qup-i2c10-default {
1923 pins = "gpio55", "gpio56";
1928 qup_i2c11_default: qup-i2c11-default {
1930 pins = "gpio31", "gpio32";
1935 qup_i2c12_default: qup-i2c12-default {
1937 pins = "gpio49", "gpio50";
1942 qup_i2c13_default: qup-i2c13-default {
1944 pins = "gpio105", "gpio106";
1949 qup_i2c14_default: qup-i2c14-default {
1951 pins = "gpio33", "gpio34";
1956 qup_i2c15_default: qup-i2c15-default {
1958 pins = "gpio81", "gpio82";
1963 qup_spi0_default: qup-spi0-default {
1965 pins = "gpio0", "gpio1",
1971 qup_spi1_default: qup-spi1-default {
1973 pins = "gpio17", "gpio18",
1979 qup_spi2_default: qup-spi2-default {
1981 pins = "gpio27", "gpio28",
1987 qup_spi3_default: qup-spi3-default {
1989 pins = "gpio41", "gpio42",
1995 qup_spi4_default: qup-spi4-default {
1997 pins = "gpio89", "gpio90",
2003 qup_spi5_default: qup-spi5-default {
2005 pins = "gpio85", "gpio86",
2011 qup_spi6_default: qup-spi6-default {
2013 pins = "gpio45", "gpio46",
2019 qup_spi7_default: qup-spi7-default {
2021 pins = "gpio93", "gpio94",
2027 qup_spi8_default: qup-spi8-default {
2029 pins = "gpio65", "gpio66",
2035 qup_spi9_default: qup-spi9-default {
2037 pins = "gpio6", "gpio7",
2043 qup_spi10_default: qup-spi10-default {
2045 pins = "gpio55", "gpio56",
2051 qup_spi11_default: qup-spi11-default {
2053 pins = "gpio31", "gpio32",
2059 qup_spi12_default: qup-spi12-default {
2061 pins = "gpio49", "gpio50",
2067 qup_spi13_default: qup-spi13-default {
2069 pins = "gpio105", "gpio106",
2070 "gpio107", "gpio108";
2075 qup_spi14_default: qup-spi14-default {
2077 pins = "gpio33", "gpio34",
2083 qup_spi15_default: qup-spi15-default {
2085 pins = "gpio81", "gpio82",
2091 qup_uart0_default: qup-uart0-default {
2093 pins = "gpio2", "gpio3";
2098 qup_uart1_default: qup-uart1-default {
2100 pins = "gpio19", "gpio20";
2105 qup_uart2_default: qup-uart2-default {
2107 pins = "gpio29", "gpio30";
2112 qup_uart3_default: qup-uart3-default {
2114 pins = "gpio43", "gpio44";
2119 qup_uart4_default: qup-uart4-default {
2121 pins = "gpio91", "gpio92";
2126 qup_uart5_default: qup-uart5-default {
2128 pins = "gpio87", "gpio88";
2133 qup_uart6_default: qup-uart6-default {
2135 pins = "gpio47", "gpio48";
2140 qup_uart7_default: qup-uart7-default {
2142 pins = "gpio95", "gpio96";
2147 qup_uart8_default: qup-uart8-default {
2149 pins = "gpio67", "gpio68";
2154 qup_uart9_default: qup-uart9-default {
2156 pins = "gpio4", "gpio5";
2161 qup_uart10_default: qup-uart10-default {
2163 pins = "gpio53", "gpio54";
2168 qup_uart11_default: qup-uart11-default {
2170 pins = "gpio33", "gpio34";
2175 qup_uart12_default: qup-uart12-default {
2177 pins = "gpio51", "gpio52";
2182 qup_uart13_default: qup-uart13-default {
2184 pins = "gpio107", "gpio108";
2189 qup_uart14_default: qup-uart14-default {
2191 pins = "gpio31", "gpio32";
2196 qup_uart15_default: qup-uart15-default {
2198 pins = "gpio83", "gpio84";
2203 quat_mi2s_sleep: quat_mi2s_sleep {
2205 pins = "gpio58", "gpio59";
2210 pins = "gpio58", "gpio59";
2211 drive-strength = <2>;
2217 quat_mi2s_active: quat_mi2s_active {
2219 pins = "gpio58", "gpio59";
2220 function = "qua_mi2s";
2224 pins = "gpio58", "gpio59";
2225 drive-strength = <8>;
2231 quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
2239 drive-strength = <2>;
2245 quat_mi2s_sd0_active: quat_mi2s_sd0_active {
2248 function = "qua_mi2s";
2253 drive-strength = <8>;
2258 quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
2266 drive-strength = <2>;
2272 quat_mi2s_sd1_active: quat_mi2s_sd1_active {
2275 function = "qua_mi2s";
2280 drive-strength = <8>;
2285 quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
2293 drive-strength = <2>;
2299 quat_mi2s_sd2_active: quat_mi2s_sd2_active {
2302 function = "qua_mi2s";
2307 drive-strength = <8>;
2312 quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
2320 drive-strength = <2>;
2326 quat_mi2s_sd3_active: quat_mi2s_sd3_active {
2329 function = "qua_mi2s";
2334 drive-strength = <8>;
2340 mss_pil: remoteproc@4080000 {
2341 compatible = "qcom,sdm845-mss-pil";
2342 reg = <0 0x04080000 0 0x408>, <0 0x04180000 0 0x48>;
2343 reg-names = "qdsp6", "rmb";
2345 interrupts-extended =
2346 <&intc GIC_SPI 266 IRQ_TYPE_EDGE_RISING>,
2347 <&modem_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
2348 <&modem_smp2p_in 1 IRQ_TYPE_EDGE_RISING>,
2349 <&modem_smp2p_in 2 IRQ_TYPE_EDGE_RISING>,
2350 <&modem_smp2p_in 3 IRQ_TYPE_EDGE_RISING>,
2351 <&modem_smp2p_in 7 IRQ_TYPE_EDGE_RISING>;
2352 interrupt-names = "wdog", "fatal", "ready",
2353 "handover", "stop-ack",
2356 clocks = <&gcc GCC_MSS_CFG_AHB_CLK>,
2357 <&gcc GCC_MSS_Q6_MEMNOC_AXI_CLK>,
2358 <&gcc GCC_BOOT_ROM_AHB_CLK>,
2359 <&gcc GCC_MSS_GPLL0_DIV_CLK_SRC>,
2360 <&gcc GCC_MSS_SNOC_AXI_CLK>,
2361 <&gcc GCC_MSS_MFAB_AXIS_CLK>,
2362 <&gcc GCC_PRNG_AHB_CLK>,
2363 <&rpmhcc RPMH_CXO_CLK>;
2364 clock-names = "iface", "bus", "mem", "gpll0_mss",
2365 "snoc_axi", "mnoc_axi", "prng", "xo";
2367 qcom,smem-states = <&modem_smp2p_out 0>;
2368 qcom,smem-state-names = "stop";
2370 resets = <&aoss_reset AOSS_CC_MSS_RESTART>,
2371 <&pdc_reset PDC_MODEM_SYNC_RESET>;
2372 reset-names = "mss_restart", "pdc_reset";
2374 qcom,halt-regs = <&tcsr_mutex_regs 0x23000 0x25000 0x24000>;
2376 power-domains = <&aoss_qmp 2>,
2377 <&rpmhpd SDM845_CX>,
2378 <&rpmhpd SDM845_MX>,
2379 <&rpmhpd SDM845_MSS>;
2380 power-domain-names = "load_state", "cx", "mx", "mss";
2383 memory-region = <&mba_region>;
2387 memory-region = <&mpss_region>;
2391 interrupts = <GIC_SPI 449 IRQ_TYPE_EDGE_RISING>;
2393 qcom,remote-pid = <1>;
2394 mboxes = <&apss_shared 12>;
2398 gpucc: clock-controller@5090000 {
2399 compatible = "qcom,sdm845-gpucc";
2400 reg = <0 0x05090000 0 0x9000>;
2403 #power-domain-cells = <1>;
2404 clocks = <&rpmhcc RPMH_CXO_CLK>,
2405 <&gcc GCC_GPU_GPLL0_CLK_SRC>,
2406 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
2407 clock-names = "bi_tcxo",
2408 "gcc_gpu_gpll0_clk_src",
2409 "gcc_gpu_gpll0_div_clk_src";
2413 compatible = "arm,coresight-stm", "arm,primecell";
2414 reg = <0 0x06002000 0 0x1000>,
2415 <0 0x16280000 0 0x180000>;
2416 reg-names = "stm-base", "stm-stimulus-base";
2418 clocks = <&aoss_qmp>;
2419 clock-names = "apb_pclk";
2432 compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
2433 reg = <0 0x06041000 0 0x1000>;
2435 clocks = <&aoss_qmp>;
2436 clock-names = "apb_pclk";
2440 funnel0_out: endpoint {
2442 <&merge_funnel_in0>;
2448 #address-cells = <1>;
2453 funnel0_in7: endpoint {
2454 remote-endpoint = <&stm_out>;
2461 compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
2462 reg = <0 0x06043000 0 0x1000>;
2464 clocks = <&aoss_qmp>;
2465 clock-names = "apb_pclk";
2469 funnel2_out: endpoint {
2471 <&merge_funnel_in2>;
2477 #address-cells = <1>;
2482 funnel2_in5: endpoint {
2484 <&apss_merge_funnel_out>;
2491 compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
2492 reg = <0 0x06045000 0 0x1000>;
2494 clocks = <&aoss_qmp>;
2495 clock-names = "apb_pclk";
2499 merge_funnel_out: endpoint {
2500 remote-endpoint = <&etf_in>;
2506 #address-cells = <1>;
2511 merge_funnel_in0: endpoint {
2519 merge_funnel_in2: endpoint {
2527 replicator@6046000 {
2528 compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
2529 reg = <0 0x06046000 0 0x1000>;
2531 clocks = <&aoss_qmp>;
2532 clock-names = "apb_pclk";
2536 replicator_out: endpoint {
2537 remote-endpoint = <&etr_in>;
2544 replicator_in: endpoint {
2545 remote-endpoint = <&etf_out>;
2552 compatible = "arm,coresight-tmc", "arm,primecell";
2553 reg = <0 0x06047000 0 0x1000>;
2555 clocks = <&aoss_qmp>;
2556 clock-names = "apb_pclk";
2568 #address-cells = <1>;
2575 <&merge_funnel_out>;
2582 compatible = "arm,coresight-tmc", "arm,primecell";
2583 reg = <0 0x06048000 0 0x1000>;
2585 clocks = <&aoss_qmp>;
2586 clock-names = "apb_pclk";
2600 compatible = "arm,coresight-etm4x", "arm,primecell";
2601 reg = <0 0x07040000 0 0x1000>;
2605 clocks = <&aoss_qmp>;
2606 clock-names = "apb_pclk";
2610 etm0_out: endpoint {
2619 compatible = "arm,coresight-etm4x", "arm,primecell";
2620 reg = <0 0x07140000 0 0x1000>;
2624 clocks = <&aoss_qmp>;
2625 clock-names = "apb_pclk";
2629 etm1_out: endpoint {
2638 compatible = "arm,coresight-etm4x", "arm,primecell";
2639 reg = <0 0x07240000 0 0x1000>;
2643 clocks = <&aoss_qmp>;
2644 clock-names = "apb_pclk";
2648 etm2_out: endpoint {
2657 compatible = "arm,coresight-etm4x", "arm,primecell";
2658 reg = <0 0x07340000 0 0x1000>;
2662 clocks = <&aoss_qmp>;
2663 clock-names = "apb_pclk";
2667 etm3_out: endpoint {
2676 compatible = "arm,coresight-etm4x", "arm,primecell";
2677 reg = <0 0x07440000 0 0x1000>;
2681 clocks = <&aoss_qmp>;
2682 clock-names = "apb_pclk";
2686 etm4_out: endpoint {
2695 compatible = "arm,coresight-etm4x", "arm,primecell";
2696 reg = <0 0x07540000 0 0x1000>;
2700 clocks = <&aoss_qmp>;
2701 clock-names = "apb_pclk";
2705 etm5_out: endpoint {
2714 compatible = "arm,coresight-etm4x", "arm,primecell";
2715 reg = <0 0x07640000 0 0x1000>;
2719 clocks = <&aoss_qmp>;
2720 clock-names = "apb_pclk";
2724 etm6_out: endpoint {
2733 compatible = "arm,coresight-etm4x", "arm,primecell";
2734 reg = <0 0x07740000 0 0x1000>;
2738 clocks = <&aoss_qmp>;
2739 clock-names = "apb_pclk";
2743 etm7_out: endpoint {
2751 funnel@7800000 { /* APSS Funnel */
2752 compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
2753 reg = <0 0x07800000 0 0x1000>;
2755 clocks = <&aoss_qmp>;
2756 clock-names = "apb_pclk";
2760 apss_funnel_out: endpoint {
2762 <&apss_merge_funnel_in>;
2768 #address-cells = <1>;
2773 apss_funnel_in0: endpoint {
2781 apss_funnel_in1: endpoint {
2789 apss_funnel_in2: endpoint {
2797 apss_funnel_in3: endpoint {
2805 apss_funnel_in4: endpoint {
2813 apss_funnel_in5: endpoint {
2821 apss_funnel_in6: endpoint {
2829 apss_funnel_in7: endpoint {
2838 compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
2839 reg = <0 0x07810000 0 0x1000>;
2841 clocks = <&aoss_qmp>;
2842 clock-names = "apb_pclk";
2846 apss_merge_funnel_out: endpoint {
2855 apss_merge_funnel_in: endpoint {
2863 sdhc_2: sdhci@8804000 {
2864 compatible = "qcom,sdm845-sdhci", "qcom,sdhci-msm-v5";
2865 reg = <0 0x08804000 0 0x1000>;
2867 interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>,
2868 <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
2869 interrupt-names = "hc_irq", "pwr_irq";
2871 clocks = <&gcc GCC_SDCC2_AHB_CLK>,
2872 <&gcc GCC_SDCC2_APPS_CLK>;
2873 clock-names = "iface", "core";
2874 iommus = <&apps_smmu 0xa0 0xf>;
2876 status = "disabled";
2880 compatible = "qcom,sdm845-qspi", "qcom,qspi-v1";
2881 reg = <0 0x088df000 0 0x600>;
2882 #address-cells = <1>;
2884 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
2885 clocks = <&gcc GCC_QSPI_CNOC_PERIPH_AHB_CLK>,
2886 <&gcc GCC_QSPI_CORE_CLK>;
2887 clock-names = "iface", "core";
2888 status = "disabled";
2891 slim: slim@171c0000 {
2892 compatible = "qcom,slim-ngd-v2.1.0";
2893 reg = <0 0x171c0000 0 0x2c000>;
2894 interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
2896 qcom,apps-ch-pipes = <0x780000>;
2897 qcom,ea-pc = <0x270>;
2899 dmas = <&slimbam 3>, <&slimbam 4>,
2900 <&slimbam 5>, <&slimbam 6>;
2901 dma-names = "rx", "tx", "tx2", "rx2";
2903 iommus = <&apps_smmu 0x1806 0x0>;
2904 #address-cells = <1>;
2909 #address-cells = <2>;
2913 compatible = "slim217,250";
2918 compatible = "slim217,250";
2920 slim-ifc-dev = <&wcd9340_ifd>;
2922 #sound-dai-cells = <1>;
2924 interrupts-extended = <&tlmm 54 IRQ_TYPE_LEVEL_HIGH>;
2925 interrupt-controller;
2926 #interrupt-cells = <1>;
2929 clock-frequency = <9600000>;
2930 clock-output-names = "mclk";
2931 qcom,micbias1-millivolt = <1800>;
2932 qcom,micbias2-millivolt = <1800>;
2933 qcom,micbias3-millivolt = <1800>;
2934 qcom,micbias4-millivolt = <1800>;
2936 #address-cells = <1>;
2939 wcdgpio: gpio-controller@42 {
2940 compatible = "qcom,wcd9340-gpio";
2947 compatible = "qcom,soundwire-v1.3.0";
2949 interrupts-extended = <&wcd9340 20>;
2951 qcom,dout-ports = <6>;
2952 qcom,din-ports = <2>;
2953 qcom,ports-sinterval-low =/bits/ 8 <0x07 0x1F 0x3F 0x7 0x1F 0x3F 0x0F 0x0F>;
2954 qcom,ports-offset1 = /bits/ 8 <0x01 0x02 0x0C 0x6 0x12 0x0D 0x07 0x0A >;
2955 qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x1F 0x00 0x00 0x1F 0x00 0x00>;
2957 #sound-dai-cells = <1>;
2958 clocks = <&wcd9340>;
2959 clock-names = "iface";
2960 #address-cells = <2>;
2972 usb_1_hsphy: phy@88e2000 {
2973 compatible = "qcom,sdm845-qusb2-phy";
2974 reg = <0 0x088e2000 0 0x400>;
2975 status = "disabled";
2978 clocks = <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
2979 <&rpmhcc RPMH_CXO_CLK>;
2980 clock-names = "cfg_ahb", "ref";
2982 resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>;
2984 nvmem-cells = <&qusb2p_hstx_trim>;
2987 usb_2_hsphy: phy@88e3000 {
2988 compatible = "qcom,sdm845-qusb2-phy";
2989 reg = <0 0x088e3000 0 0x400>;
2990 status = "disabled";
2993 clocks = <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
2994 <&rpmhcc RPMH_CXO_CLK>;
2995 clock-names = "cfg_ahb", "ref";
2997 resets = <&gcc GCC_QUSB2PHY_SEC_BCR>;
2999 nvmem-cells = <&qusb2s_hstx_trim>;
3002 usb_1_qmpphy: phy@88e9000 {
3003 compatible = "qcom,sdm845-qmp-usb3-phy";
3004 reg = <0 0x088e9000 0 0x18c>,
3005 <0 0x088e8000 0 0x10>;
3006 reg-names = "reg-base", "dp_com";
3007 status = "disabled";
3009 #address-cells = <2>;
3013 clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>,
3014 <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
3015 <&gcc GCC_USB3_PRIM_CLKREF_CLK>,
3016 <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>;
3017 clock-names = "aux", "cfg_ahb", "ref", "com_aux";
3019 resets = <&gcc GCC_USB3_DP_PHY_PRIM_BCR>,
3020 <&gcc GCC_USB3_PHY_PRIM_BCR>;
3021 reset-names = "phy", "common";
3023 usb_1_ssphy: lanes@88e9200 {
3024 reg = <0 0x088e9200 0 0x128>,
3025 <0 0x088e9400 0 0x200>,
3026 <0 0x088e9c00 0 0x218>,
3027 <0 0x088e9600 0 0x128>,
3028 <0 0x088e9800 0 0x200>,
3029 <0 0x088e9a00 0 0x100>;
3031 clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;
3032 clock-names = "pipe0";
3033 clock-output-names = "usb3_phy_pipe_clk_src";
3037 usb_2_qmpphy: phy@88eb000 {
3038 compatible = "qcom,sdm845-qmp-usb3-uni-phy";
3039 reg = <0 0x088eb000 0 0x18c>;
3040 status = "disabled";
3042 #address-cells = <2>;
3046 clocks = <&gcc GCC_USB3_SEC_PHY_AUX_CLK>,
3047 <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
3048 <&gcc GCC_USB3_SEC_CLKREF_CLK>,
3049 <&gcc GCC_USB3_SEC_PHY_COM_AUX_CLK>;
3050 clock-names = "aux", "cfg_ahb", "ref", "com_aux";
3052 resets = <&gcc GCC_USB3PHY_PHY_SEC_BCR>,
3053 <&gcc GCC_USB3_PHY_SEC_BCR>;
3054 reset-names = "phy", "common";
3056 usb_2_ssphy: lane@88eb200 {
3057 reg = <0 0x088eb200 0 0x128>,
3058 <0 0x088eb400 0 0x1fc>,
3059 <0 0x088eb800 0 0x218>,
3060 <0 0x088eb600 0 0x70>;
3062 clocks = <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>;
3063 clock-names = "pipe0";
3064 clock-output-names = "usb3_uni_phy_pipe_clk_src";
3068 usb_1: usb@a6f8800 {
3069 compatible = "qcom,sdm845-dwc3", "qcom,dwc3";
3070 reg = <0 0x0a6f8800 0 0x400>;
3071 status = "disabled";
3072 #address-cells = <2>;
3077 clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
3078 <&gcc GCC_USB30_PRIM_MASTER_CLK>,
3079 <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
3080 <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
3081 <&gcc GCC_USB30_PRIM_SLEEP_CLK>;
3082 clock-names = "cfg_noc", "core", "iface", "mock_utmi",
3085 assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
3086 <&gcc GCC_USB30_PRIM_MASTER_CLK>;
3087 assigned-clock-rates = <19200000>, <150000000>;
3089 interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
3090 <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>,
3091 <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>,
3092 <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>;
3093 interrupt-names = "hs_phy_irq", "ss_phy_irq",
3094 "dm_hs_phy_irq", "dp_hs_phy_irq";
3096 power-domains = <&gcc USB30_PRIM_GDSC>;
3098 resets = <&gcc GCC_USB30_PRIM_BCR>;
3100 usb_1_dwc3: dwc3@a600000 {
3101 compatible = "snps,dwc3";
3102 reg = <0 0x0a600000 0 0xcd00>;
3103 interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
3104 iommus = <&apps_smmu 0x740 0>;
3105 snps,dis_u2_susphy_quirk;
3106 snps,dis_enblslpm_quirk;
3107 phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
3108 phy-names = "usb2-phy", "usb3-phy";
3112 usb_2: usb@a8f8800 {
3113 compatible = "qcom,sdm845-dwc3", "qcom,dwc3";
3114 reg = <0 0x0a8f8800 0 0x400>;
3115 status = "disabled";
3116 #address-cells = <2>;
3121 clocks = <&gcc GCC_CFG_NOC_USB3_SEC_AXI_CLK>,
3122 <&gcc GCC_USB30_SEC_MASTER_CLK>,
3123 <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>,
3124 <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>,
3125 <&gcc GCC_USB30_SEC_SLEEP_CLK>;
3126 clock-names = "cfg_noc", "core", "iface", "mock_utmi",
3129 assigned-clocks = <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>,
3130 <&gcc GCC_USB30_SEC_MASTER_CLK>;
3131 assigned-clock-rates = <19200000>, <150000000>;
3133 interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
3134 <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH>,
3135 <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>,
3136 <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>;
3137 interrupt-names = "hs_phy_irq", "ss_phy_irq",
3138 "dm_hs_phy_irq", "dp_hs_phy_irq";
3140 power-domains = <&gcc USB30_SEC_GDSC>;
3142 resets = <&gcc GCC_USB30_SEC_BCR>;
3144 usb_2_dwc3: dwc3@a800000 {
3145 compatible = "snps,dwc3";
3146 reg = <0 0x0a800000 0 0xcd00>;
3147 interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
3148 iommus = <&apps_smmu 0x760 0>;
3149 snps,dis_u2_susphy_quirk;
3150 snps,dis_enblslpm_quirk;
3151 phys = <&usb_2_hsphy>, <&usb_2_ssphy>;
3152 phy-names = "usb2-phy", "usb3-phy";
3156 venus: video-codec@aa00000 {
3157 compatible = "qcom,sdm845-venus-v2";
3158 reg = <0 0x0aa00000 0 0xff000>;
3159 interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
3160 power-domains = <&videocc VENUS_GDSC>,
3161 <&videocc VCODEC0_GDSC>,
3162 <&videocc VCODEC1_GDSC>;
3163 power-domain-names = "venus", "vcodec0", "vcodec1";
3164 clocks = <&videocc VIDEO_CC_VENUS_CTL_CORE_CLK>,
3165 <&videocc VIDEO_CC_VENUS_AHB_CLK>,
3166 <&videocc VIDEO_CC_VENUS_CTL_AXI_CLK>,
3167 <&videocc VIDEO_CC_VCODEC0_CORE_CLK>,
3168 <&videocc VIDEO_CC_VCODEC0_AXI_CLK>,
3169 <&videocc VIDEO_CC_VCODEC1_CORE_CLK>,
3170 <&videocc VIDEO_CC_VCODEC1_AXI_CLK>;
3171 clock-names = "core", "iface", "bus",
3172 "vcodec0_core", "vcodec0_bus",
3173 "vcodec1_core", "vcodec1_bus";
3174 iommus = <&apps_smmu 0x10a0 0x8>,
3175 <&apps_smmu 0x10b0 0x0>;
3176 memory-region = <&venus_mem>;
3179 compatible = "venus-decoder";
3183 compatible = "venus-encoder";
3187 videocc: clock-controller@ab00000 {
3188 compatible = "qcom,sdm845-videocc";
3189 reg = <0 0x0ab00000 0 0x10000>;
3190 clocks = <&rpmhcc RPMH_CXO_CLK>;
3191 clock-names = "bi_tcxo";
3193 #power-domain-cells = <1>;
3197 mdss: mdss@ae00000 {
3198 compatible = "qcom,sdm845-mdss";
3199 reg = <0 0x0ae00000 0 0x1000>;
3202 power-domains = <&dispcc MDSS_GDSC>;
3204 clocks = <&gcc GCC_DISP_AHB_CLK>,
3205 <&gcc GCC_DISP_AXI_CLK>,
3206 <&dispcc DISP_CC_MDSS_MDP_CLK>;
3207 clock-names = "iface", "bus", "core";
3209 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>;
3210 assigned-clock-rates = <300000000>;
3212 interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
3213 interrupt-controller;
3214 #interrupt-cells = <1>;
3216 iommus = <&apps_smmu 0x880 0x8>,
3217 <&apps_smmu 0xc80 0x8>;
3219 status = "disabled";
3221 #address-cells = <2>;
3225 mdss_mdp: mdp@ae01000 {
3226 compatible = "qcom,sdm845-dpu";
3227 reg = <0 0x0ae01000 0 0x8f000>,
3228 <0 0x0aeb0000 0 0x2008>;
3229 reg-names = "mdp", "vbif";
3231 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
3232 <&dispcc DISP_CC_MDSS_AXI_CLK>,
3233 <&dispcc DISP_CC_MDSS_MDP_CLK>,
3234 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
3235 clock-names = "iface", "bus", "core", "vsync";
3237 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>,
3238 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
3239 assigned-clock-rates = <300000000>,
3242 interrupt-parent = <&mdss>;
3243 interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
3245 status = "disabled";
3248 #address-cells = <1>;
3253 dpu_intf1_out: endpoint {
3254 remote-endpoint = <&dsi0_in>;
3260 dpu_intf2_out: endpoint {
3261 remote-endpoint = <&dsi1_in>;
3268 compatible = "qcom,mdss-dsi-ctrl";
3269 reg = <0 0x0ae94000 0 0x400>;
3270 reg-names = "dsi_ctrl";
3272 interrupt-parent = <&mdss>;
3273 interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
3275 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
3276 <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>,
3277 <&dispcc DISP_CC_MDSS_PCLK0_CLK>,
3278 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
3279 <&dispcc DISP_CC_MDSS_AHB_CLK>,
3280 <&dispcc DISP_CC_MDSS_AXI_CLK>;
3281 clock-names = "byte",
3291 status = "disabled";
3294 #address-cells = <1>;
3300 remote-endpoint = <&dpu_intf1_out>;
3306 dsi0_out: endpoint {
3312 dsi0_phy: dsi-phy@ae94400 {
3313 compatible = "qcom,dsi-phy-10nm";
3314 reg = <0 0x0ae94400 0 0x200>,
3315 <0 0x0ae94600 0 0x280>,
3316 <0 0x0ae94a00 0 0x1e0>;
3317 reg-names = "dsi_phy",
3324 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
3325 <&rpmhcc RPMH_CXO_CLK>;
3326 clock-names = "iface", "ref";
3328 status = "disabled";
3332 compatible = "qcom,mdss-dsi-ctrl";
3333 reg = <0 0x0ae96000 0 0x400>;
3334 reg-names = "dsi_ctrl";
3336 interrupt-parent = <&mdss>;
3337 interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
3339 clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK>,
3340 <&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>,
3341 <&dispcc DISP_CC_MDSS_PCLK1_CLK>,
3342 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
3343 <&dispcc DISP_CC_MDSS_AHB_CLK>,
3344 <&dispcc DISP_CC_MDSS_AXI_CLK>;
3345 clock-names = "byte",
3355 status = "disabled";
3358 #address-cells = <1>;
3364 remote-endpoint = <&dpu_intf2_out>;
3370 dsi1_out: endpoint {
3376 dsi1_phy: dsi-phy@ae96400 {
3377 compatible = "qcom,dsi-phy-10nm";
3378 reg = <0 0x0ae96400 0 0x200>,
3379 <0 0x0ae96600 0 0x280>,
3380 <0 0x0ae96a00 0 0x10e>;
3381 reg-names = "dsi_phy",
3388 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
3389 <&rpmhcc RPMH_CXO_CLK>;
3390 clock-names = "iface", "ref";
3392 status = "disabled";
3397 compatible = "qcom,adreno-630.2", "qcom,adreno";
3398 #stream-id-cells = <16>;
3400 reg = <0 0x5000000 0 0x40000>, <0 0x509e000 0 0x10>;
3401 reg-names = "kgsl_3d0_reg_memory", "cx_mem";
3404 * Look ma, no clocks! The GPU clocks and power are
3405 * controlled entirely by the GMU
3408 interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>;
3410 iommus = <&adreno_smmu 0>;
3412 operating-points-v2 = <&gpu_opp_table>;
3416 gpu_opp_table: opp-table {
3417 compatible = "operating-points-v2";
3420 opp-hz = /bits/ 64 <710000000>;
3421 opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
3425 opp-hz = /bits/ 64 <675000000>;
3426 opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
3430 opp-hz = /bits/ 64 <596000000>;
3431 opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
3435 opp-hz = /bits/ 64 <520000000>;
3436 opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
3440 opp-hz = /bits/ 64 <414000000>;
3441 opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
3445 opp-hz = /bits/ 64 <342000000>;
3446 opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
3450 opp-hz = /bits/ 64 <257000000>;
3451 opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
3456 adreno_smmu: iommu@5040000 {
3457 compatible = "qcom,sdm845-smmu-v2", "qcom,smmu-v2";
3458 reg = <0 0x5040000 0 0x10000>;
3460 #global-interrupts = <2>;
3461 interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
3462 <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>,
3463 <GIC_SPI 364 IRQ_TYPE_EDGE_RISING>,
3464 <GIC_SPI 365 IRQ_TYPE_EDGE_RISING>,
3465 <GIC_SPI 366 IRQ_TYPE_EDGE_RISING>,
3466 <GIC_SPI 367 IRQ_TYPE_EDGE_RISING>,
3467 <GIC_SPI 368 IRQ_TYPE_EDGE_RISING>,
3468 <GIC_SPI 369 IRQ_TYPE_EDGE_RISING>,
3469 <GIC_SPI 370 IRQ_TYPE_EDGE_RISING>,
3470 <GIC_SPI 371 IRQ_TYPE_EDGE_RISING>;
3471 clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>,
3472 <&gcc GCC_GPU_CFG_AHB_CLK>;
3473 clock-names = "bus", "iface";
3475 power-domains = <&gpucc GPU_CX_GDSC>;
3479 compatible="qcom,adreno-gmu-630.2", "qcom,adreno-gmu";
3481 reg = <0 0x506a000 0 0x30000>,
3482 <0 0xb280000 0 0x10000>,
3483 <0 0xb480000 0 0x10000>;
3484 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";
3486 interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH>,
3487 <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>;
3488 interrupt-names = "hfi", "gmu";
3490 clocks = <&gpucc GPU_CC_CX_GMU_CLK>,
3491 <&gpucc GPU_CC_CXO_CLK>,
3492 <&gcc GCC_DDRSS_GPU_AXI_CLK>,
3493 <&gcc GCC_GPU_MEMNOC_GFX_CLK>;
3494 clock-names = "gmu", "cxo", "axi", "memnoc";
3496 power-domains = <&gpucc GPU_CX_GDSC>,
3497 <&gpucc GPU_GX_GDSC>;
3498 power-domain-names = "cx", "gx";
3500 iommus = <&adreno_smmu 5>;
3502 operating-points-v2 = <&gmu_opp_table>;
3504 gmu_opp_table: opp-table {
3505 compatible = "operating-points-v2";
3508 opp-hz = /bits/ 64 <400000000>;
3509 opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
3513 opp-hz = /bits/ 64 <200000000>;
3514 opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
3519 dispcc: clock-controller@af00000 {
3520 compatible = "qcom,sdm845-dispcc";
3521 reg = <0 0x0af00000 0 0x10000>;
3522 clocks = <&rpmhcc RPMH_CXO_CLK>,
3523 <&gcc GCC_DISP_GPLL0_CLK_SRC>,
3524 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
3531 clock-names = "bi_tcxo",
3532 "gcc_disp_gpll0_clk_src",
3533 "gcc_disp_gpll0_div_clk_src",
3534 "dsi0_phy_pll_out_byteclk",
3535 "dsi0_phy_pll_out_dsiclk",
3536 "dsi1_phy_pll_out_byteclk",
3537 "dsi1_phy_pll_out_dsiclk",
3538 "dp_link_clk_divsel_ten",
3539 "dp_vco_divided_clk_src_mux";
3542 #power-domain-cells = <1>;
3545 pdc_intc: interrupt-controller@b220000 {
3546 compatible = "qcom,sdm845-pdc", "qcom,pdc";
3547 reg = <0 0x0b220000 0 0x30000>;
3548 qcom,pdc-ranges = <0 480 94>, <94 609 15>, <115 630 7>;
3549 #interrupt-cells = <2>;
3550 interrupt-parent = <&intc>;
3551 interrupt-controller;
3554 pdc_reset: reset-controller@b2e0000 {
3555 compatible = "qcom,sdm845-pdc-global";
3556 reg = <0 0x0b2e0000 0 0x20000>;
3560 tsens0: thermal-sensor@c263000 {
3561 compatible = "qcom,sdm845-tsens", "qcom,tsens-v2";
3562 reg = <0 0x0c263000 0 0x1ff>, /* TM */
3563 <0 0x0c222000 0 0x1ff>; /* SROT */
3564 #qcom,sensors = <13>;
3565 interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>,
3566 <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>;
3567 interrupt-names = "uplow", "critical";
3568 #thermal-sensor-cells = <1>;
3571 tsens1: thermal-sensor@c265000 {
3572 compatible = "qcom,sdm845-tsens", "qcom,tsens-v2";
3573 reg = <0 0x0c265000 0 0x1ff>, /* TM */
3574 <0 0x0c223000 0 0x1ff>; /* SROT */
3575 #qcom,sensors = <8>;
3576 interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>,
3577 <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>;
3578 interrupt-names = "uplow", "critical";
3579 #thermal-sensor-cells = <1>;
3582 aoss_reset: reset-controller@c2a0000 {
3583 compatible = "qcom,sdm845-aoss-cc";
3584 reg = <0 0x0c2a0000 0 0x31000>;
3588 aoss_qmp: qmp@c300000 {
3589 compatible = "qcom,sdm845-aoss-qmp";
3590 reg = <0 0x0c300000 0 0x100000>;
3591 interrupts = <GIC_SPI 389 IRQ_TYPE_EDGE_RISING>;
3592 mboxes = <&apss_shared 0>;
3595 #power-domain-cells = <1>;
3598 #cooling-cells = <2>;
3602 #cooling-cells = <2>;
3606 spmi_bus: spmi@c440000 {
3607 compatible = "qcom,spmi-pmic-arb";
3608 reg = <0 0x0c440000 0 0x1100>,
3609 <0 0x0c600000 0 0x2000000>,
3610 <0 0x0e600000 0 0x100000>,
3611 <0 0x0e700000 0 0xa0000>,
3612 <0 0x0c40a000 0 0x26000>;
3613 reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
3614 interrupt-names = "periph_irq";
3615 interrupts = <GIC_SPI 481 IRQ_TYPE_LEVEL_HIGH>;
3618 #address-cells = <2>;
3620 interrupt-controller;
3621 #interrupt-cells = <4>;
3625 apps_smmu: iommu@15000000 {
3626 compatible = "qcom,sdm845-smmu-500", "arm,mmu-500";
3627 reg = <0 0x15000000 0 0x80000>;
3629 #global-interrupts = <1>;
3630 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
3631 <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
3632 <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
3633 <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
3634 <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
3635 <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
3636 <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
3637 <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
3638 <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
3639 <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
3640 <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
3641 <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
3642 <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
3643 <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
3644 <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
3645 <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
3646 <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
3647 <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
3648 <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
3649 <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
3650 <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
3651 <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
3652 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
3653 <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
3654 <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
3655 <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
3656 <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
3657 <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
3658 <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
3659 <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
3660 <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
3661 <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
3662 <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
3663 <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
3664 <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
3665 <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
3666 <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
3667 <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
3668 <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
3669 <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
3670 <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
3671 <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
3672 <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
3673 <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
3674 <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
3675 <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
3676 <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
3677 <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
3678 <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
3679 <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
3680 <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
3681 <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
3682 <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
3683 <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
3684 <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
3685 <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
3686 <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
3687 <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
3688 <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
3689 <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
3690 <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
3691 <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
3692 <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
3693 <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
3694 <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>;
3697 lpasscc: clock-controller@17014000 {
3698 compatible = "qcom,sdm845-lpasscc";
3699 reg = <0 0x17014000 0 0x1f004>, <0 0x17300000 0 0x200>;
3700 reg-names = "cc", "qdsp6ss";
3702 status = "disabled";
3705 gladiator_noc: interconnect@17900000 {
3706 compatible = "qcom,sdm845-gladiator-noc";
3707 reg = <0 0x17900000 0 0xd080>;
3708 #interconnect-cells = <1>;
3709 qcom,bcm-voters = <&apps_bcm_voter>;
3713 compatible = "qcom,apss-wdt-sdm845", "qcom,kpss-wdt";
3714 reg = <0 0x17980000 0 0x1000>;
3715 clocks = <&sleep_clk>;
3718 apss_shared: mailbox@17990000 {
3719 compatible = "qcom,sdm845-apss-shared";
3720 reg = <0 0x17990000 0 0x1000>;
3724 apps_rsc: rsc@179c0000 {
3726 compatible = "qcom,rpmh-rsc";
3727 reg = <0 0x179c0000 0 0x10000>,
3728 <0 0x179d0000 0 0x10000>,
3729 <0 0x179e0000 0 0x10000>;
3730 reg-names = "drv-0", "drv-1", "drv-2";
3731 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
3732 <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
3733 <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
3734 qcom,tcs-offset = <0xd00>;
3736 qcom,tcs-config = <ACTIVE_TCS 2>,
3741 apps_bcm_voter: bcm-voter {
3742 compatible = "qcom,bcm-voter";
3745 rpmhcc: clock-controller {
3746 compatible = "qcom,sdm845-rpmh-clk";
3749 clocks = <&xo_board>;
3752 rpmhpd: power-controller {
3753 compatible = "qcom,sdm845-rpmhpd";
3754 #power-domain-cells = <1>;
3755 operating-points-v2 = <&rpmhpd_opp_table>;
3757 rpmhpd_opp_table: opp-table {
3758 compatible = "operating-points-v2";
3760 rpmhpd_opp_ret: opp1 {
3761 opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>;
3764 rpmhpd_opp_min_svs: opp2 {
3765 opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
3768 rpmhpd_opp_low_svs: opp3 {
3769 opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
3772 rpmhpd_opp_svs: opp4 {
3773 opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
3776 rpmhpd_opp_svs_l1: opp5 {
3777 opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
3780 rpmhpd_opp_nom: opp6 {
3781 opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
3784 rpmhpd_opp_nom_l1: opp7 {
3785 opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
3788 rpmhpd_opp_nom_l2: opp8 {
3789 opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>;
3792 rpmhpd_opp_turbo: opp9 {
3793 opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
3796 rpmhpd_opp_turbo_l1: opp10 {
3797 opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
3803 intc: interrupt-controller@17a00000 {
3804 compatible = "arm,gic-v3";
3805 #address-cells = <2>;
3808 #interrupt-cells = <3>;
3809 interrupt-controller;
3810 reg = <0 0x17a00000 0 0x10000>, /* GICD */
3811 <0 0x17a60000 0 0x100000>; /* GICR * 8 */
3812 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
3814 msi-controller@17a40000 {
3815 compatible = "arm,gic-v3-its";
3818 reg = <0 0x17a40000 0 0x20000>;
3819 status = "disabled";
3823 slimbam: dma@17184000 {
3824 compatible = "qcom,bam-v1.7.0";
3825 qcom,controlled-remotely;
3826 reg = <0 0x17184000 0 0x2a000>;
3827 num-channels = <31>;
3828 interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
3832 iommus = <&apps_smmu 0x1806 0x0>;
3836 #address-cells = <2>;
3839 compatible = "arm,armv7-timer-mem";
3840 reg = <0 0x17c90000 0 0x1000>;
3844 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
3845 <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
3846 reg = <0 0x17ca0000 0 0x1000>,
3847 <0 0x17cb0000 0 0x1000>;
3852 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
3853 reg = <0 0x17cc0000 0 0x1000>;
3854 status = "disabled";
3859 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
3860 reg = <0 0x17cd0000 0 0x1000>;
3861 status = "disabled";
3866 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
3867 reg = <0 0x17ce0000 0 0x1000>;
3868 status = "disabled";
3873 interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
3874 reg = <0 0x17cf0000 0 0x1000>;
3875 status = "disabled";
3880 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
3881 reg = <0 0x17d00000 0 0x1000>;
3882 status = "disabled";
3887 interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
3888 reg = <0 0x17d10000 0 0x1000>;
3889 status = "disabled";
3893 osm_l3: interconnect@17d41000 {
3894 compatible = "qcom,sdm845-osm-l3";
3895 reg = <0 0x17d41000 0 0x1400>;
3897 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
3898 clock-names = "xo", "alternate";
3900 #interconnect-cells = <1>;
3903 cpufreq_hw: cpufreq@17d43000 {
3904 compatible = "qcom,cpufreq-hw";
3905 reg = <0 0x17d43000 0 0x1400>, <0 0x17d45800 0 0x1400>;
3906 reg-names = "freq-domain0", "freq-domain1";
3908 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
3909 clock-names = "xo", "alternate";
3911 #freq-domain-cells = <1>;
3914 wifi: wifi@18800000 {
3915 compatible = "qcom,wcn3990-wifi";
3916 status = "disabled";
3917 reg = <0 0x18800000 0 0x800000>;
3918 reg-names = "membase";
3919 memory-region = <&wlan_msa_mem>;
3920 clock-names = "cxo_ref_clk_pin";
3921 clocks = <&rpmhcc RPMH_RF_CLK2>;
3923 <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>,
3924 <GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH>,
3925 <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH>,
3926 <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH>,
3927 <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
3928 <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
3929 <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>,
3930 <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
3931 <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>,
3932 <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
3933 <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
3934 <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>;
3935 iommus = <&apps_smmu 0x0040 0x1>;
3941 polling-delay-passive = <250>;
3942 polling-delay = <1000>;
3944 thermal-sensors = <&tsens0 1>;
3947 cpu0_alert0: trip-point0 {
3948 temperature = <90000>;
3949 hysteresis = <2000>;
3953 cpu0_alert1: trip-point1 {
3954 temperature = <95000>;
3955 hysteresis = <2000>;
3959 cpu0_crit: cpu_crit {
3960 temperature = <110000>;
3961 hysteresis = <1000>;
3968 trip = <&cpu0_alert0>;
3969 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
3970 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
3971 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
3972 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
3975 trip = <&cpu0_alert1>;
3976 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
3977 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
3978 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
3979 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
3985 polling-delay-passive = <250>;
3986 polling-delay = <1000>;
3988 thermal-sensors = <&tsens0 2>;
3991 cpu1_alert0: trip-point0 {
3992 temperature = <90000>;
3993 hysteresis = <2000>;
3997 cpu1_alert1: trip-point1 {
3998 temperature = <95000>;
3999 hysteresis = <2000>;
4003 cpu1_crit: cpu_crit {
4004 temperature = <110000>;
4005 hysteresis = <1000>;
4012 trip = <&cpu1_alert0>;
4013 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4014 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4015 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4016 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4019 trip = <&cpu1_alert1>;
4020 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4021 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4022 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4023 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4029 polling-delay-passive = <250>;
4030 polling-delay = <1000>;
4032 thermal-sensors = <&tsens0 3>;
4035 cpu2_alert0: trip-point0 {
4036 temperature = <90000>;
4037 hysteresis = <2000>;
4041 cpu2_alert1: trip-point1 {
4042 temperature = <95000>;
4043 hysteresis = <2000>;
4047 cpu2_crit: cpu_crit {
4048 temperature = <110000>;
4049 hysteresis = <1000>;
4056 trip = <&cpu2_alert0>;
4057 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4058 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4059 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4060 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4063 trip = <&cpu2_alert1>;
4064 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4065 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4066 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4067 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4073 polling-delay-passive = <250>;
4074 polling-delay = <1000>;
4076 thermal-sensors = <&tsens0 4>;
4079 cpu3_alert0: trip-point0 {
4080 temperature = <90000>;
4081 hysteresis = <2000>;
4085 cpu3_alert1: trip-point1 {
4086 temperature = <95000>;
4087 hysteresis = <2000>;
4091 cpu3_crit: cpu_crit {
4092 temperature = <110000>;
4093 hysteresis = <1000>;
4100 trip = <&cpu3_alert0>;
4101 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4102 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4103 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4104 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4107 trip = <&cpu3_alert1>;
4108 cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4109 <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4110 <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4111 <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4117 polling-delay-passive = <250>;
4118 polling-delay = <1000>;
4120 thermal-sensors = <&tsens0 7>;
4123 cpu4_alert0: trip-point0 {
4124 temperature = <90000>;
4125 hysteresis = <2000>;
4129 cpu4_alert1: trip-point1 {
4130 temperature = <95000>;
4131 hysteresis = <2000>;
4135 cpu4_crit: cpu_crit {
4136 temperature = <110000>;
4137 hysteresis = <1000>;
4144 trip = <&cpu4_alert0>;
4145 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4146 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4147 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4148 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4151 trip = <&cpu4_alert1>;
4152 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4153 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4154 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4155 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4161 polling-delay-passive = <250>;
4162 polling-delay = <1000>;
4164 thermal-sensors = <&tsens0 8>;
4167 cpu5_alert0: trip-point0 {
4168 temperature = <90000>;
4169 hysteresis = <2000>;
4173 cpu5_alert1: trip-point1 {
4174 temperature = <95000>;
4175 hysteresis = <2000>;
4179 cpu5_crit: cpu_crit {
4180 temperature = <110000>;
4181 hysteresis = <1000>;
4188 trip = <&cpu5_alert0>;
4189 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4190 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4191 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4192 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4195 trip = <&cpu5_alert1>;
4196 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4197 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4198 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4199 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4205 polling-delay-passive = <250>;
4206 polling-delay = <1000>;
4208 thermal-sensors = <&tsens0 9>;
4211 cpu6_alert0: trip-point0 {
4212 temperature = <90000>;
4213 hysteresis = <2000>;
4217 cpu6_alert1: trip-point1 {
4218 temperature = <95000>;
4219 hysteresis = <2000>;
4223 cpu6_crit: cpu_crit {
4224 temperature = <110000>;
4225 hysteresis = <1000>;
4232 trip = <&cpu6_alert0>;
4233 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4234 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4235 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4236 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4239 trip = <&cpu6_alert1>;
4240 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4241 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4242 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4243 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4249 polling-delay-passive = <250>;
4250 polling-delay = <1000>;
4252 thermal-sensors = <&tsens0 10>;
4255 cpu7_alert0: trip-point0 {
4256 temperature = <90000>;
4257 hysteresis = <2000>;
4261 cpu7_alert1: trip-point1 {
4262 temperature = <95000>;
4263 hysteresis = <2000>;
4267 cpu7_crit: cpu_crit {
4268 temperature = <110000>;
4269 hysteresis = <1000>;
4276 trip = <&cpu7_alert0>;
4277 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4278 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4279 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4280 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4283 trip = <&cpu7_alert1>;
4284 cooling-device = <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4285 <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4286 <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
4287 <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
4293 polling-delay-passive = <250>;
4294 polling-delay = <1000>;
4296 thermal-sensors = <&tsens0 0>;
4299 aoss0_alert0: trip-point0 {
4300 temperature = <90000>;
4301 hysteresis = <2000>;
4308 polling-delay-passive = <250>;
4309 polling-delay = <1000>;
4311 thermal-sensors = <&tsens0 5>;
4314 cluster0_alert0: trip-point0 {
4315 temperature = <90000>;
4316 hysteresis = <2000>;
4319 cluster0_crit: cluster0_crit {
4320 temperature = <110000>;
4321 hysteresis = <2000>;
4328 polling-delay-passive = <250>;
4329 polling-delay = <1000>;
4331 thermal-sensors = <&tsens0 6>;
4334 cluster1_alert0: trip-point0 {
4335 temperature = <90000>;
4336 hysteresis = <2000>;
4339 cluster1_crit: cluster1_crit {
4340 temperature = <110000>;
4341 hysteresis = <2000>;
4348 polling-delay-passive = <250>;
4349 polling-delay = <1000>;
4351 thermal-sensors = <&tsens0 11>;
4354 gpu1_alert0: trip-point0 {
4355 temperature = <90000>;
4356 hysteresis = <2000>;
4362 gpu-thermal-bottom {
4363 polling-delay-passive = <250>;
4364 polling-delay = <1000>;
4366 thermal-sensors = <&tsens0 12>;
4369 gpu2_alert0: trip-point0 {
4370 temperature = <90000>;
4371 hysteresis = <2000>;
4378 polling-delay-passive = <250>;
4379 polling-delay = <1000>;
4381 thermal-sensors = <&tsens1 0>;
4384 aoss1_alert0: trip-point0 {
4385 temperature = <90000>;
4386 hysteresis = <2000>;
4393 polling-delay-passive = <250>;
4394 polling-delay = <1000>;
4396 thermal-sensors = <&tsens1 1>;
4399 q6_modem_alert0: trip-point0 {
4400 temperature = <90000>;
4401 hysteresis = <2000>;
4408 polling-delay-passive = <250>;
4409 polling-delay = <1000>;
4411 thermal-sensors = <&tsens1 2>;
4414 mem_alert0: trip-point0 {
4415 temperature = <90000>;
4416 hysteresis = <2000>;
4423 polling-delay-passive = <250>;
4424 polling-delay = <1000>;
4426 thermal-sensors = <&tsens1 3>;
4429 wlan_alert0: trip-point0 {
4430 temperature = <90000>;
4431 hysteresis = <2000>;
4438 polling-delay-passive = <250>;
4439 polling-delay = <1000>;
4441 thermal-sensors = <&tsens1 4>;
4444 q6_hvx_alert0: trip-point0 {
4445 temperature = <90000>;
4446 hysteresis = <2000>;
4453 polling-delay-passive = <250>;
4454 polling-delay = <1000>;
4456 thermal-sensors = <&tsens1 5>;
4459 camera_alert0: trip-point0 {
4460 temperature = <90000>;
4461 hysteresis = <2000>;
4468 polling-delay-passive = <250>;
4469 polling-delay = <1000>;
4471 thermal-sensors = <&tsens1 6>;
4474 video_alert0: trip-point0 {
4475 temperature = <90000>;
4476 hysteresis = <2000>;
4483 polling-delay-passive = <250>;
4484 polling-delay = <1000>;
4486 thermal-sensors = <&tsens1 7>;
4489 modem_alert0: trip-point0 {
4490 temperature = <90000>;
4491 hysteresis = <2000>;